

VFC32

Voltage-to-Frequency and Frequency-to-Voltage CONVERTER

FEATURES

- OPERATION UP TO 500kHz
- EXCELLENT LINEARITY
 $\pm 0.01\%$ max at 10kHz FS
 $\pm 0.05\%$ max at 100kHz FS
- V/F OR F/V CONVERSION
- MONOTONIC
- VOLTAGE OR CURRENT INPUT

APPLICATIONS


- INTEGRATING A/D CONVERTER
- SERIAL FREQUENCY OUTPUT
- ISOLATED DATA TRANSMISSION
- FM ANALOG SIGNAL MOD/DEMODO
- MOTOR SPEED CONTROL
- TACHOMETER

DESCRIPTION

The VFC32 voltage-to-frequency converter provides an output frequency accurately proportional to its input voltage. The digital open-collector frequency output is compatible with all common logic families. Its integrating input characteristics give the VFC32 excellent noise immunity and low nonlinearity.

Full-scale output frequency is determined by an external capacitor and resistor and can be scaled over a wide range. The VFC32 can also be configured as a frequency-to-voltage converter.

The VFC32 is available in 14-pin plastic DIP, SO-14 surface-mount, and metal TO-100 packages. Commercial, industrial, and military temperature range models are available.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706
 Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

At $T_A = +25^\circ\text{C}$ and $V_{CC} = \pm 15\text{V}$, unless otherwise noted.

PARAMETER	CONDITIONS	VFC32KP, KU			VFC32BM			VFC32SM			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
INPUT (V/F CONVERTER) Voltage Range ⁽¹⁾ Positive Input	$F_{OUT} = V_{IN}/7.5 R_1 C_1$	>0		+0.25mA $\times R_1$	*	*	*	*	*	V	
Negative Input		>0		-10	*	*	*	*	*	V	
Current Range ⁽¹⁾		>0		+0.25	*	*	*	*	*	mA	
Bias Current											
Inverting Input			20	100	*	*	*	*	*	nA	
Noninverting Input			100	250	*	*	*	*	*	nA	
Offset Voltage ⁽²⁾			1	4	*	*	*	*	*	mV	
Differential Impedance			300 10	650 10	*	*	*	*	*	k Ω pF	
Common-mode Impedance			300 3	500 3	*	*	*	*	*	M Ω pF	
INPUT (F/V CONVERTER) Impedance		$V_{OUT} = 7.5 R_1 C_1 F_{IN}$	50 10	150 10		*	*	*	*	*	k Ω pF
Logic "1"			+1.0		*	*	*	*	*	V	
Logic "0"			-0.05		*	*	*	*	*	V	
Pulse-width Range			0.1	150k/ F_{MAX}		*	*	*	*	μs	
ACCURACY Linearity Error ⁽³⁾	0.01Hz \leq Oper Freq \leq 10kHz 0.1Hz \leq Oper Freq \leq 100kHz 0.5Hz \leq Oper Freq \leq 500kHz		± 0.005	$\pm 0.010^{(4)}$	*	*	*	*	*	% of FSR ⁽⁵⁾	
Offset Error Input Offset Voltage ⁽²⁾			1	4	*	*	*	*	*	mV	
Offset Drift ⁽⁶⁾			± 3		*	*	*	*	*	ppm of FSR/ $^\circ\text{C}$	
Gain Error ⁽²⁾			5		*	*	*	*	*	% of FSR	
Gain Drift ⁽⁶⁾		f = 10kHz	± 75		± 50	± 100	± 70	± 150	± 70	± 150	ppm/ $^\circ\text{C}$
Full Scale Drift (offset drift and gain drift) ^(6, 7)		f = 10kHz	± 75		± 50	± 100	± 70	± 150	± 70	± 150	ppm of FSR/ $^\circ\text{C}$
Power Supply Sensitivity		f = DC, $\pm V_{CC} = 12\text{VDC}$ to 18VDC		± 0.015		*	*	*	*	*	% of FSR/%
OUTPUT (V/F CONVERTER) (open collector output) Voltage, Logic "0"		$I_{SINK} = 8\text{mA}$ $V_O = 15\text{V}$ External Pull-up Resistor Required (see Figure 4) For Best Linearity $I_{OUT} = 5\text{mA}$, $C_{LOAD} = 500\text{pF}$	0	0.2	0.4	*	*	*	*	*	V
Leakage Current, Logic "1"				0.01	1.0	*	*	*	*	*	μA
Voltage, Logic "1"					V_{PU}		*	*	*	*	V
Pulse Width			0.25/ F_{MAX}		*	*	*	*	*	s	
Fall Time				400		*	*	*	*	ns	
OUTPUT (F/V CONVERTER) Voltage	V_{OUT} $I_O \leq 7\text{mA}$ $V_O \leq 7\text{VDC}$ Closed Loop Without Oscillation	0 to +10			*	*	*	*	*	V	
Current		+10			*	*	*	*	*	mA	
Impedance				1		*	*	*	*	Ω	
Capacitive Load				100		*	*	*	*	pF	
DYNAMIC RESPONSE Full Scale Frequency	(V/F) to Specified Linearity for a Full Scale Input Step < 50% Overload	6		500 ⁽⁸⁾	*	*	*	*	*	kHz	
Dynamic Range					*	*	*	*	*	decades	
Settling Time			⁽⁹⁾		*	*	*	*	*		
Overload Recovery			⁽⁹⁾		*	*	*	*	*		
POWER SUPPLY Rated Voltage		± 11	± 15	± 20	*	*	*	*	*	V	
Voltage Range				± 6.0	*	*	*	*	*	V	
Quiescent Current			± 5.5			*	*	*	*	mA	
TEMPERATURE RANGE Specification		0		+70	-25		+85	-55		+125	$^\circ\text{C}$
Operating		-25		+85	-55		+125	-55		+125	$^\circ\text{C}$
Storage		-25		+85	-65		+150	-65		+150	$^\circ\text{C}$

* Specification the same as VFC32KP.

NOTES: (1) A 25% duty cycle (0.25mA input current) is recommended for best linearity. (2) Adjustable to zero. See Offset and Gain Adjustment section. (3) Linearity error is specified at any operating frequency from the straight line intersecting 90% of full scale frequency and 0.1% of full scale frequency. See Discussion of Specifications section. Above 200kHz, it is recommended all grades be operated below +85 $^\circ\text{C}$. (4) $\pm 0.015\%$ of FSR for negative inputs shown in Figure 5. Positive inputs are shown in Figure 1. (5) FSR = Full Scale Range (corresponds to full scale frequency and full scale input voltage). (6) Exclusive of external components' drift. (7) Positive drift is defined to be increasing frequency with increasing temperature. (8) For operations above 200kHz up to 500kHz, see Discussion of Specifications and Installation and Operation sections. (9) One pulse of new frequency plus 1 μs .

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	$\pm 22V$
Output Sink Current (F_{OUT})	50mA
Output Current (V_{OUT})	+20mA
Input Voltage, -Input	\pm Supply
Input Voltage, +Input	\pm Supply
Comparator Input	\pm Supply
Storage Temperature Range:	
VFC32BM, SM	-65°C to +150°C
VFC32KP, KU	-25°C to +85°C

PACKAGE INFORMATION


MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
VFC32KP	14-Pin Plastic DIP	010
VFC32BM	TO-100 Metal	007
VFC32SM	TO-100 Metal	007
VFC32KU	SO-14 SOIC	235

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ORDERING INFORMATION

MODEL	PACKAGE	TEMPERATURE RANGE
VFC32KP	14-Pin Plastic DIP	0°C to 70°C
VFC32BM	TO-100 Metal	-25°C to +85°C
VFC32SM	TO-100 Metal	-55°C to +125°C
VFC32KU	SO-14 SOIC	0°C to +70°C




PIN CONFIGURATIONS



The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

TYPICAL PERFORMANCE CURVES

At $T_A = +25^\circ\text{C}$ and $V_{CC} = \pm 15\text{V}$, unless otherwise noted.



APPLICATION INFORMATION

Figure 1 shows the basic connection diagram for frequency-to-voltage conversion. R_1 sets the input voltage range. For a 10V full-scale input, a 40k Ω input resistor is recommended. Other input voltage ranges can be achieved by changing the value of R_1 .

$$R_1 = \frac{V_{FS}}{0.25\text{mA}} \quad (1)$$

R_1 should be a metal film type for good stability. Manufacturing tolerances can produce approximately $\pm 10\%$ variation in output frequency. Full-scale output frequency can be trimmed by adjusting the value of R_1 —see Figure 3.

The full-scale output frequency is determined by C_1 . Values shown in Figure 1 are for a full-scale output frequency of 10kHz. Values for other full-scale frequencies can be read from Figure 2. Any variation in C_1 —tolerance, temperature drift, aging—directly affect the output frequency. Ceramic NPO or silver-mica types are a good choice.

For full-scale frequencies above 200kHz, use larger capacitor values as indicated in Figure 2, with $R_1 = 20\text{k}\Omega$.

The value of the integrating capacitor, C_2 , does not directly influence the output frequency, but its value must be chosen within certain bounds. Values chosen from Figure 2 produce

approximately 2.5Vp-p integrator voltage waveform. If C_2 's value is made too low, the integrator output voltage can exceed its linear output swing, resulting in a nonlinear response. Using C_2 values larger than shown in Figure 2 is acceptable.

Accuracy or temperature stability of C_2 is not critical because its value does not directly affect the output frequency. For best linearity, however, C_2 should have low leakage and low dielectric absorption. Polycarbonate and other film capacitors are generally excellent. Many ceramic types are adequate, but some low-voltage ceramic capacitor types may degrade nonlinearity. Electrolytic types are not recommended.

FREQUENCY OUTPUT PIN

The frequency output terminal is an open-collector logic output. A pull-up resistor is usually connected to a 5V logic supply to create standard logic-level pulses. It can, however, be connected to any power supply up to $+V_{CC}$. Output pulses have a constant duration and positive-going during the one-shot period. Current flowing in the open-collector output transistor returns through the Common terminal. This terminal should be connected to logic ground.




FIGURE 1. Voltage-to-Frequency Converter Circuit.

FREQUENCY-TO-VOLTAGE CONVERSION

Figure 4 shows the VFC32 connected as a frequency-to-voltage converter. The capacitive-coupled input network C_3 , R_6 and R_7 allow standard 5V logic levels to trigger the comparator input. The comparator triggers the one-shot on the falling edge of the frequency input pulses. Threshold voltage of the comparator is approximately $-0.7V$. For frequency input waveforms less than 5V logic levels, the R_6/R_7 voltage divider can be adjusted to a lower voltage to assure that the comparator is triggered.

The value of C_1 is chosen from Figure 2 according to the full-scale input frequency. C_2 smooths the output voltage waveform. Larger values of C_2 reduce the ripple in the output voltage. Smaller values of C_2 allow the output voltage to settle faster in response to a change in input frequency. Resistor R_1 can be trimmed to achieve the desired output voltage at the full-scale input frequency.




FIGURE 2. Capacitor Value Selection.

PRINCIPLES OF OPERATION

The VFC32 operates on a principle of charge balance. The signal input current is equal to V_{IN}/R_1 . This current is integrated by input op amp and C_2 , producing a downward ramping integrator output voltage. When the integrator output ramps to the threshold of the comparator, the one-shot is triggered. The 1mA reference current is switched to the integrator input during the one-shot period, causing the integrator output ramp upward. After the one-shot period, the integrator again ramps downward.

The oscillation process forces a long-term balance of charge (or average current) between the input signal current and the reference current. The equation for charge balance is:

$$I_{IN} = I_{R(AVERAGE)} \quad (2)$$

$$\frac{V_{IN}}{R_1} = f_O t_{OS} (1mA) \quad (3)$$

Where:

f_O is the output frequency

t_{OS} is the one-shot period, equal to

$$t_{OS} = 7500 C_1 \text{ (Farads)} \quad (4)$$

The values suggested for R_1 and C_1 are chosen to produce a 25% duty cycle at full-scale frequency output. For full-scale frequencies above 200kHz, the recommended values produce a 50% duty cycle.




FIGURE 3. Gain and Offset Voltage Trim Circuit.




FIGURE 4. Frequency-to-Voltage Converter Circuit.





FIGURE 5. V/F Converter—Negative Input Voltage.

PACKAGE DRAWINGS

Package Number 007 - TO-180 Package




- NOTES:
- LEADS IN TRUE POSITION WITHIN .010" (0.25mm) R @ MMC AT SEATING PLANE.
 - PIN NUMBERS SHOWN FOR REFERENCE ONLY. PIN NUMBERS NOT BE MARKED ON PACKAGE.

DIM	INCHES		MILLIMETERS	
	MIN.	MAX.	MIN.	MAX.
A	.335	.370	8.51	9.40
B	.305	.335	7.75	8.51
C	.165	.185	4.19	4.70
D	.120	.140	3.05	3.56
E	.010	.040	0.25	1.02
F	.230	BASIC	5.84	BASIC
G	.028	.034	0.71	0.86
H	.029	.045	0.74	1.14
J	.500	--	12.70	--
K	.120	.160	3.05	4.06
L	.36	BASIC	9.14	BASIC
M	.110	.120	2.79	3.05

PACKAGE NUMBER: 77007
JEDEC NUMBER: UNKNOWN
REV.: A

PACKAGE DRAWINGS


Package Number 010 - 14-Pin Plastic, Single-Wide DP



DIM	INCHES		MILLIMETERS	
	MIN.	MAX.	MIN.	MAX.
A	.115	.150	2.92	3.81
B	.115	.150	2.92	3.81
C	.038	--	0.38	--
D	.014	.022	0.36	0.56
E	.008	.014	0.20	0.36
F	.725	.775	18.67	19.63
G	.005	--	0.13	--
H	.300	.325	7.62	8.26
I	.240	.280	6.10	7.11
J	1.00	BASIC	25.40	BASIC
K	.100	.120	2.54	3.05
L	.430	--	10.92	6
M	.000	.060	0.00	1.52
N	.010	.025	0.25	0.64

PACKAGE NUMBER: Z2010
JEDEC NUMBER: MS-001-AA
REV.: G

Package Number 285 - 14-Lead SOIC



- NOTES:
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982.
 - DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .006 IN. (0.15 mm) PER SIDE.
 - DIMENSION "E" DOES NOT INCLUDE PROTRUDING FLASH OR PROTRUSIONS. LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED .010 IN. (0.25 mm) PER SIDE.
 - OPTIONAL: IF IT IS NOT PRESENT, THE CHAMFER ON THE BODY IS .010 mm FROM SEATING PLANE.

DIM	INCHES		MILLIMETERS	
	MIN.	MAX.	MIN.	MAX.
A	.0537	.0698	1.35	1.75
B	.004	.0098	0.10	0.25
C	.013	.020	0.33	0.51
D	.3367	.3444	8.55	8.75
E	.1497	.1574	3.80	4.00
F	.090	BASIC	2.29	BASIC
G	.028	.034	0.71	0.86
H	.029	.045	0.74	1.14
I	.500	--	12.70	--
J	.120	.160	3.05	4.06
K	.36	BASIC	9.14	BASIC
L	.110	.120	2.79	3.05

PACKAGE NUMBER: 77235
JEDEC NUMBER: MS-012-AB
REV.: D