

BIPOLAR ANALOG INTEGRATED CIRCUIT

μ PC1363C

ELECTRONIC CHANNEL SELECTOR

DESCRIPTION


The μ PC1363C is an electronic channel selector integrated circuit. It is capable of selecting up to 16 channels. The output terminals are design to permit the direct driving of LED lamps or neon tubes.

This IC consists of Clock Oscillator circuit, Channel Up and Down circuit, Channel skip circuit, 4 bit Up and Down Counter circuit, 1-16 Decoder circuit and 16 channel Output Buffer circuit, all of which are contained in a 24 pins dual in-line package.


FEATURES

- LED direct drive.
1k=15mA, V_{KSAT} 150mV MAX.
- Low power consumption.
 $V_{CC}=12V$, $I_{CC}=15mA$ TYP.
- Up to 16 channel selection.
- Internal schmitt trigger circuit. (CHU, CHD INPUT)
- Power ON initial channel set.
- μ PC1360C pin compatible. ($V_{CC}=6V$)
- TV, Radio etc. channel selection use.
- Using with μ PD1986C (TX), μ PD1937C (RX),
direct address remote control system is realized.

PACKAGE DIMENSIONS in millimeters (inches)



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Ta=25°C)

Supply Voltage	V _{CC}	15.0	V
Input Current to Channel Selection Circuit	I _{K1~11, 20~24}	-5 to 50	mA
Input Current to Control Circuit	I _{C15~19}	-5 to 10	mA
Input Current to Control Circuit	I _{C13}	-5 to 20	mA
* Output Voltage to Channel Selection Circuit	V _{K1~11, 20~24}	-0.5 to 50	V
* Output Voltage to Control Circuit	V ₁₃	-0.5 to 14.4	V
* Input Voltage to Control Circuit	V ₁₇	-0.5 to V _{CC}	V
Power Dissipation	P _d	350	mW
Operating Temperature Range	T _{opt}	-20 to +75	°C
Storage Temperature Range	T _{stg}	-40 to +125	°C

* At V_{CC} = 12V

RECOMMENDED OPERATING CONDITIONS

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{CC}	9.6	12.0	14.4	V
Channel Selection Input Current	I _K		15.0		mA
Clock Oscillation Frequency	f _{OSC}		2.0	10.0	kHz

ELECTRICAL CHARACTERISTICS (Ta=25 ±3°C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Supply Current	I _{DD}	7.0	15.0	22.0	mA	V _{CC} =12V
Channel Selection Saturation Voltage	V _{OL(K)}			150	mV	V _{CC} =9.6V, I _{OL} =15mA
Channel Selection Leakage Current	I _{OH(K)}			10	μA	V _{CC} =14.4V, V _{OH} =35V
AFT Defeat Output Voltage	V _{OL(D)}			6	V	V _{CC} =9.6V, I _{OL} =12mA
AFT Defeat Leakage Current	I _{OH(D)}			10	μA	V _{CC} =14.4V, V _{OH} =14.4V
Channel Input High Threshold Voltage	V _{TH(CH)}	3.5		7.0	V	V _{CC} =12V, R _i =15kΩ
Channel Input Low Threshold Voltage	V _{TL(CH)}	1.5		2.5	V	V _{CC} =12V, R _i =15kΩ
Channel Input Leakage Current	I _{CH(CH)}	-5			μA	V _{CC} =14.4V, V _{IL} =0V
Key Input Current	I _{IH(KI)}	200			μA	V _{CC} =9.6V
Key Input Leakage Current	I _{IL(KI)}	-10			μA	V _{CC} =14.4V, V _{IL} =0V
Skip Input Current	I _{IH(SK)}	50			μA	V _{CC} =9.6V
Skip Input Leakage Current	I _{IL(SK)}	-5			μA	V _{CC} =14.4V, V _{IL} =0V
OSC Input Current	I _{IH(OSC)}	1.5		3.0	mA	V _{CC} =9.6V, V _{IH} =4V
OSC Leakage Current	I _{IL(OSC)}			10	μA	V _{CC} =14.4V, V _{IL} =1.0V
OSC Frequency	f _{OSC}	1.5		2.5	kHz	V _{CC} =12V, R=68kΩ, C=0.022μF

202

EQUIVALENT CIRCUIT


The diagram illustrates an equivalent circuit for a PMOS technology logic block. It is powered by a 33V supply through a 330Ω resistor and a 330Ω capacitor. The circuit is divided into several functional sections:

- Input Section:** A 12V supply with a 15k resistor and a 1μF capacitor. This section includes inverters (NR-1, NR-2, NR-3, NR-4, NR-5, NR-6) and NAND gates (NR-7, NR-8).
- Logic Core:** A series of NAND gates (NR-9 to NR-16) and NOR gates (NR-17 to NR-24) forming a complex logic structure. This section is connected to a 33V supply through a 330Ω resistor and a 330Ω capacitor.
- Control and Timing Section:** Includes an oscillator (OSC) with a 68k resistor and a 0.022μF capacitor, and an initial set (INITIAL SET) block. This section is powered by a 12V supply with a 27k resistor, a 10k resistor, and a 0.01μF capacitor.
- Output Section:** Features four flip-flops (FF1, FF2, FF3, FF4) and NAND gates (NR-25 to NR-34) that produce the final output signals (NR-30, NR-31, NR-32, NR-33, NR-34).

The circuit is labeled with various components and their values, including resistors (15k, 27k, 330, 10k, 68k), capacitors (1μF, 0.01μF, 0.022μF), and logic gates (NR-1 to NR-34, FF1 to FF4). The output is connected to a 330Ω resistor and a 330Ω capacitor. The circuit is labeled with various components and their values, including resistors (15k, 27k, 330, 10k, 68k), capacitors (1μF, 0.01μF, 0.022μF), and logic gates (NR-1 to NR-34, FF1 to FF4).

Logic Blocks consist of PMOS technology
Output, Input, and OSC consist of Bipolar technology

CONNECTION DIAGRAM (Top View)



PIN FUNCTION

K1~16 (#11~1, #24~20) CHANNEL SELECTION OUTPUT

These are the output terminals constructed of collector-opened transistors, so they can drive potentiometers and indicators, and key output. They have saturation voltage of 150mV at $I_K = 15\text{mA}$, so they can drive LEDs directly.

GND (#12) GROUND

DEF (#13) AFT DEFEAT OUTPUT

This terminal is made of open collector transistor output through a resistor of 330Ω . It is used for AFT (Automatic Fine Tuning……TV use) defeat, sound muting and LED indicate erasing.

V_{CC} (#14) +12V (9.6~12V)


CHD (#15) CHANNEL DOWN INPUT

Usually pulled up to V_{CC} through a resistor, Channel selector changes at positive going edge of input signal of this terminal and the channel selector works orderly from K16 to K1.

CHU (#16) CHANNEL UP INPUT

Usually pull up to V_{CC} through a resistor, Channel selector changes at positive going edge of input signal of this terminal and the channel selector works orderly from K1 to K16. If CHU and CHD terminals put down to ground at same time, initial channel is selected. So, it is very useful to power on channel set or remote control operation use.

These terminals include schmitt trigger circuit and this hysteresis level is controlled by external resistors.



CHU, CHD Input Schmitt Characteristic

OSC (#17) OSC FILTER

When a Channel key is pushed or skip function is operated, oscillator contained in this IC oscillate with C, R connected to this terminal. Typical oscillation frequency is 2kHz. (R = 68k, C = 0.022 μ F)



KIN (#18) KEY INPUT

When channel selection key is pushed, as pushed channel is not selected, "High" level of signal is applied to this terminal through a potentiometer. Then channel selector scans terminals of K1 ~ K16. And when sense up this terminal, it pull down the voltage of this terminal and stop the scanning.


SKP (#19) SKIP INPUT

Usually pull up to V_{CC} through resistor. When only 12 channels are used, connect terminals (K13 ~ K16) to this terminal.


CHARACTERISTICS



INITIAL CHANNEL SET and REMOTE CONTROL CIRCUIT



APPLICATION CIRCUIT 1



APPLICATION CIRCUIT 2

EXAMPLE OF TV CHANNEL SELECTION

12 POSITION SELECTION CIRCUIT (4 POSITION IS SKIPPED)

