- **3-State I/O-Type Read-Back Inputs**
- **Bus-Structured Pinout**
- **T/$\overline{C}$ Determines True or Complementary Data at Q Outputs**
- **Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs**

description

These 8-bit latches are designed specifically for storing the contents of the input data bus and providing the capability of reading back the stored data onto the input data bus. The Q outputs are designed with bus-driving capability.

The edge-triggered flip-flops enter the data on the low-to-high transition of the clock (CLK) input when the enable ($\overline{EN}$) input is low. Data can be read back onto the data inputs by taking the read ($\overline{RD}$) input low, in addition to having $\overline{EN}$ low. When $\overline{EN}$ is high, both the read-back and write modes are disabled. Transitions on $\overline{EN}$ should only be made with CLK high to prevent false clocking.

The polarity of the Q outputs can be controlled by the polarity (T/$\overline{C}$) input. When T/$\overline{C}$ is high, Q is the same as is stored in the flip-flops. When T/$\overline{C}$ is low, the output data is inverted. The Q outputs can be placed in the high-impedance state by taking the output-enable ($\overline{OE}$) input high. $\overline{OE}$ does not affect the internal operation of the register. Old data can be retained or new data can be entered while the outputs are off.

A low level at the clear ($\overline{CLR}$) input resets the internal registers low. The clear function is asynchronous and overrides all other register functions.

The -1 version of the SN74ALS996 is identical to the standard version, except that the recommended maximum I_{OL} for the -1 version is increased to 48 mA. There is no -1 version of the SN54ALS996.

The SN54ALS996 is characterized for operation over the full military temperature range of $-55°C$ to $125°C$. The SN74ALS996 is characterized for operation from $0°C$ to $70°C$.

SN54ALS996 . . . JT PACKAGE
SN74ALS996 . . . DW OR NT PACKAGE
(TOP VIEW)

1D	1	24	V$_{CC}$
2D	2	23	1Q
3D	3	22	2Q
4D	4	21	3Q
5D	5	20	4Q
6D	6	19	5Q
7D	7	18	6Q
8D	8	17	7Q
$\overline{EN}$	9	16	8Q
$\overline{RD}$	10	15	$\overline{OE}$
CLK	11	14	T/$\overline{C}$
GND	12	13	$\overline{CLR}$

SN54ALS996 . . . FK PACKAGE
(TOP VIEW)

Top pins (left to right): 3D, 2D, 1D, NC, V$_{CC}$, 1Q, 2Q
Pin numbers top: 4, 3, 2, 1, 28, 27, 26

Left	Pin	Pin	Right
4D	5	25	3Q
5D	6	24	4Q
6D	7	23	5Q
NC	8	22	NC
7D	9	21	6Q
8D	10	20	7Q
$\overline{EN}$	11	19	8Q

Pin numbers bottom: 12, 13, 14, 15, 16, 17, 18
Bottom pins (left to right): $\overline{RD}$, CLK, GND, NC, $\overline{CLR}$, T/$\overline{C}$, $\overline{OE}$

NC – No internal connection

TEXAS INSTRUMENTS

SN54ALS996, SN74ALS996
8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES

logic symbol†

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DW, JT, and NT packages.

logic diagram (positive logic)

To Seven Other Channels

Pin numbers shown are for the DW, JT, and NT packages.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

timing diagram

† This hold time ensures that the read-back circuit will not create a conflict on the input data bus.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC} .... 7 V
Input voltage, V_I ($\overline{OE}$, $\overline{RD}$, $\overline{EN}$, CLK, $\overline{CLR}$, and T/$\overline{C}$) .... 7 V
Voltage applied to D inputs and to disabled 3-state outputs .... 5.5 V
Operating free-air temperature range, T_A: SN54ALS996 .... −55°C to 125°C
SN74ALS996 .... 0°C to 70°C
Storage temperature range .... −65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SN54ALS996			SN74ALS996			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	All inputs				2			V
		All inputs except $\overline{OE}$, $\overline{RD}$	2						
		$\overline{OE}$, $\overline{RD}$	2.2						
V_{IL}	Low-level input voltage				0.8			0.8	V
I_{OH}	High-level output current	Q			−1			−2.6	mA
		D			−0.4			−0.4	
I_{OL}	Low-level output current	Q			12			24	mA
								48[†]	
		D			8			8	
f_{clock}	Clock frequency		0		35	0		35	MHZ
t_w	Pulse duration	$\overline{CLR}$ low	10			10			ns
		CLK low	14.5			14.5			
		CLK high	14.5			14.5			
t_{su}	Setup time	Data before CLK↑	15			15			ns
		$\overline{EN}$ low before CLK↑	10			10			
		CLK high before $\overline{EN}$↑[‡]	15			15			
		$\overline{CLR}$ high (inactive) before CLK↑	10			10			
t_h	Hold time	Data after CLK↑	1			0			ns
		$\overline{EN}$ low after CLK↑	5			5			
		$\overline{RD}$ high after CLK↑[§]	5			5			
T_A	Operating free-air temperature		−55		125	0		70	°C

[†] Applies only to the -1 version and only if V_{CC} is maintained between 4.75 V and 5.25 V
[‡] This setup time ensures that $\overline{EN}$ will not false clock the data register.
[§] This hold time ensures that there will be no conflict on the input data bus.

TEXAS INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54ALS996 MIN	TYP†	MAX	SN74ALS996 MIN	TYP†	MAX	UNIT
V_{IK}		V_{CC} = 4.5 V,	I_I = −18 mA			−1.2			−1.2	V
V_{OH}	All outputs	V_{CC} = 4.5 V to 5.5 V,	I_{OH} = −0.4 mA	V_{CC}−2			V_{CC}−2			V
	Q	V_{CC} = 4.5 V	I_{OH} = −1 mA	2.4	3.2					
			I_{OH} = −2.6 mA				2.4	3.2		
V_{OL}	D	V_{CC} = 4.5 V	I_{OL} = 4 mA		0.25	0.4				V
			I_{OL} = 8 mA					0.35	0.5	
	Q	V_{CC} = 4.5 V	I_{OL} = 12 mA		0.25	0.4		0.25	0.4	
			I_{OL} = 24 mA					0.35	0.5	
			I_{OL} = 48 mA‡					0.35	0.5	
I_{OZH}	Q	V_{CC} = 5.5 V,	V_O = 2.7 V			20			20	µA
I_{OZL}	Q	V_{CC} = 5.5 V,	V_O = 0.4 V			−20			−20	µA
I_I	D inputs	V_{CC} = 5.5 V	V_I = 5.5 V			0.1			0.1	mA
	All others		V_I = 7 V			0.1			0.1	
I_{IH}	D inputs§	V_{CC} = 5.5 V,	V_I = 2.7 V			20			20	µA
	All others					20			20	
I_{IL}	D inputs§	V_{CC} = 5.5 V,	V_I = 0.4 V			−0.1			−0.1	mA
	All others					−0.1			−0.1	
I_O¶		V_{CC} = 5.5 V, $\overline{CLR}$ = 2.5 V	V_O = 2.25 V	−20		−112	−30		−112	mA
I_{CC}		V_{CC} = 5.5 V, $\overline{EN}$, $\overline{RD}$ low	Outputs high		35	55		35	55	mA
			Outputs low		55	85		55	85	
			Outputs disabled		42	65		42	65	

† All typical values are at V_{CC} = 5 V, T_A = 25°C.
‡ Applies only to the -1 version and only if V_{CC} is maintained between 4.75 V and 5.25 V
§ For I/O ports (Q_A thru Q_H), the parameters I_{IH} and I_{IL} include the off-state output current.
¶ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, T_A = MIN to MAX[†]				UNIT
			SN54ALS996		SN74ALS996		
			MIN	MAX	MIN	MAX	
f_{max}			35		35		MHz
t_{PLH}	CLK ($T/\overline{C}$ = H or L)	Q	5	30	5	28	ns
t_{PHL}			5	24	5	28	
t_{PLH}	$\overline{CLR}$ ($T/\overline{C}$ = L)	Q	5	27	7	27	ns
t_{PHL}	$\overline{CLR}$ ($T/\overline{C}$ = H)		5	23	7	23	
t_{PLH}	$T/\overline{C}$	Q	4	23	5	23	ns
t_{PHL}			5	23	5	23	
t_{PHL}	$\overline{CLR}$	D	5	30	8	30	ns
t_{en}[‡]	$\overline{RD}$	D	2	18	3	16	ns
t_{dis}[§]			1	19	3	19	
t_{en}[‡]	$\overline{EN}$	D	2	17	3	16	ns
t_{dis}[§]			1	19	3	19	
t_{en}[‡]	$\overline{OE}$	Q	2	15	4	15	ns
t_{dis}[§]			1	11	1	10	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
‡ t_{en} = t_{PZH} or t_{PZL}
§ t_{dis} = t_{PHZ} or t_{PLZ}

PARAMETER MEASUREMENT INFORMATION

LOAD CIRCUIT FOR Q OUTPUTS

LOAD CIRCUIT FOR D OUTPUTS

**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**

**VOLTAGE WAVEFORMS
PULSE DURATIONS**

**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES**

**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS**

NOTES: A. C_L includes probe and jig capacitance.
   B. When measuring propagation delay times of 3-state outputs, switch S1 is open.
   C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
      Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
   D. All input pulses have the following characteristics: PRR $\leq$ 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.

Figure 1. Load Circuits and Voltage Waveforms

IMPORTANT NOTICE