

PWS740

Distributed Multichannel Isolated DC-TO-DC CONVERTER

FEATURES

- ISOLATED ± 7 TO ± 20 VDC OUTPUTS
- BARRIER 100% TESTED AT 1500VAC, 60Hz
- LOWEST POSSIBLE COST PER CHANNEL
- MINIMUM PC BOARD SPACE
- 80% EFFICIENCY (8 CHANNELS, RATED LOADS)
- FLEXIBLE USE WITH PWS745 COMPONENTS

DESCRIPTION


The PWS740 is a multichannel, isolated DC-to-DC converter with a 1500VAC continuous isolation rating. The outputs track the input voltage to the converter over the range of 7 to 20VDC. The converter's modular design, comprising three components, minimizes the cost of isolated multichannel power for the user.

APPLICATIONS

- INDUSTRIAL MEASUREMENT AND CONTROL
- DATA ACQUISITION SYSTEMS
- TEST EQUIPMENT

The PWS740-1 is a high-frequency (400kHz nominal) oscillator/driver, handling up to eight channels. This part is a hybrid containing an oscillator and two power FETs. It is supplied in a TO-3 case to provide the power dissipation necessary at full load. Transformer impedance limits the maximum input current to about 700mA at 15V input, well within the unit's thermal limits. A TTL-compatible ENABLE pin provides output shut-down if desired. A SYNC pin allows synchronization of several PWS740-1s.

The PWS740-2 is a trifilar-wound isolation transformer using a ferrite core and is encapsulated in a plastic package, allowing a higher isolation voltage rating. The PWS740-3 is a high-speed rectifier bridge in a plastic 8-pin mini-DIP package. One PWS740-2 and one PWS740-3 are used per isolated channel.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706
Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS


ELECTRICAL

$V_{IN} = 15V$, output load on each of 8 channels = $\pm 15mA$, $T_A = +25^\circ C$ unless otherwise specified.

| PARAMETER | CONDITION | MIN | TYP | MAX | UNITS |
|---------------------------------------|---|--------------|-----------------------|--------------|-----------------------|
| PWS740 SYSTEM | | | | | |
| ISOLATION | | | | | |
| Rated Voltage | Continuous, AC, 50/60Hz Continuous, DC | | | 1500 2121 | VACrms VDC |
| Test Voltage | 10s, minimum | 4000 | | | VACrms |
| Impedance | Measured from Pin 2 to Pin 5 of the PWS740-2 | | $10^{12} \parallel 3$ | | $\Omega \parallel pF$ |
| Leakage Current | 240VACrms, 60Hz Per Channel | | 0.5 | 1.5 | μA |
| INPUT | | | | | |
| Rated Voltage | | | 15 | | VDC |
| Voltage Range | | 7 | | 20 | VDC |
| Current | $\pm 30mA$ Output Load on 8 Channels, $V_{IN} = 15V$ Rated Output Load on 8 Channels, $V_{IN} = 15V$ | | 520 300 | | mA mA |
| Current Ripple | Full Output Load on 8 Channels, $V_{IN} = 15V$ with π Filter on Input | | 1 | | mA |
| OUTPUT | | | | | |
| Rated Voltage | $\pm 15mA$ Output Load on 8 Channels | 14 | 15 | 16 | VDC |
| Voltage at Min Load | $\pm 1mA/Channel$ | | 30 | | VDC |
| Voltage Range | $\pm 15mA$ Output Load on Each Channel | ± 7 | | ± 20 | VDC |
| V_{OUT} vs Temp | $\pm 15mA$ Output Load on Each Channel | | ± 0.05 | | $^\circ C$ |
| Load Regulation | $\pm 3mA < Output Load < \pm 30mA$ | | 0.25 | | V/mA |
| Tracking Regulation | $\frac{V_{OUT}}{V_{IN}}$ See Typical Performance Curves | | 1.2 | | V/V |
| Ripple Voltage | See Theory of Operation | | | | |
| Noise Voltage | See Theory of Operation | | | | |
| Current $ +I_{OUT} + -I_{OUT} $ | Each Channel | | | 60 | mA |
| TEMPERATURE | | | | | |
| Specification | | -25 | | +85 | $^\circ C$ |
| Operation | | -25 | | +85 | $^\circ C$ |
| PWS740-1 OSCILLATOR/DRIVER | | | | | |
| Frequency | $V_{IN} = 15V$ | 350 | 400 | 470 | kHz |
| Supply | | 7 | 15 | 20 | V |
| Enable | Drivers On | 2 | | V_s | V |
| | Drivers Off | 0 | | 0.8 | V |
| PWS740-2 ISOLATION TRANSFORMER | | | | | |
| Isolation Test Voltage | 10s, minimum 60s, minimum | 4000 1500 | | | VACrms VACrms |
| Rated Isolation Voltage | Continuous | | | 1500 | VACrms |
| Isolation Impedance | | | $10^{12} \parallel 3$ | | $\Omega \parallel pF$ |
| Isolation Leakage | 240VAC | | 0.5 | 1.5 | μA |
| Primary Inductance | 400kHz, Pin 1 to Pin 5 | | 300 | | μH |
| Winding Ratio | Primary/Secondary | | 68/76 | | |
| PWS740-3 DIODE BRIDGE | | | | | |
| Reverse Recovery | $I_F = I_R = 50mA$ | | 40 | | ns |
| Reverse Breakdown | $I_R = 100\mu A$ | 55 | | | V |
| Reverse Current | $V_R = 40V$ | | | 1.5 | μA |
| Forward Voltage | $I_F = 100mA$ | | | 1.6 | V |

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

PIN CONFIGURATION









PACKAGE INFORMATION⁽¹⁾

| MODEL | PACKAGE | PACKAGE DRAWING NUMBER |
|----------------------|-------------------|------------------------|
| PWS740-1 Driver | TO-3 | 030 |
| PWS740-2 Transformer | 6-Pin Plastic DIP | 216 |
| PWS740-3 Rectifier | 8-Pin Plastic DIP | 006 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

TYPICAL PERFORMANCE CURVES





ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

PIN DESCRIPTIONS OF PWS740-1 DRIVER

+V_{IN}, RETURN, AND GND

These are the power supply pins. The ground connection, RETURN, for the N-channel MOSFET sources is brought out separately from the ground connection for the oscillator/driver chip. The waveform of the FETs' ground return current (and also the current in the V_{DRIVE} line) is an 800kHz sawtooth. A capacitor between +V_{IN} and the FET ground provides a bypass for the AC portion of this current.

The power should never be instantaneously interrupted to the PWS740 system (i.e., a break in the line from V+, either accidental or by means of a series switch). Normal power-down of the V+ supply is not considered instantaneous. Should a rapid break in input power occur, however, the transformers' voltage will rapidly increase to maintain current flow. Such a voltage spike may damage the PWS740-1. The bypass capacitors at the +V_{IN} pin of the PWS740-1 and the V_{DRIVE} pins of the transformers provide a path for the primary current if power is interrupted; however, total protection requires some type of bidirectional 1A voltage clamping at the +V_{IN} pin. A low cost SA20A TransZorb[®] from General Semiconductor⁽¹⁾ or equivalent, which will clamp the +V_{IN} pin between -0.6V and +23V, is recommended.

T_O AND \bar{T}_O

These pins are the drains of the N-channel MOSFET switches which drive all the transformer primaries in parallel. The signals on these pins are 400kHz complementary square waves with twice the amplitude of the voltage at +V_{IN}. It is these lines that allow the power to be distributed to the individual high voltage isolation transformers. Without proper printed circuit board layout techniques, these lines could generate interference to analog circuits. See the next section on PCB layout.

ENABLE

A high TTL logic level on this pin activates the MOSFET driver circuitry. A low TTL level applied to the ENABLE pin shuts down all drive to the transformers and the output voltages go to zero (only the oscillator is unaffected). For continuous operation, the ENABLE pin can be left open or tied to a voltage between +2V and +V.

(1) General Semiconductor Industries Inc., 2001 W. 10th Place, Tempe AZ 85281, 602-968-3101.
TransZorb[®] General Semiconductor Industries Inc.

SYNCHRONIZATION

The SYNC pin is used to synchronize up to eight PWS740-1 oscillators. Synchronization is useful to prevent beat frequencies in the supply voltages. The SYNC pins of two or more PWS740-1s are tied together to force all units to the same frequency of oscillation. The resultant frequency is slightly higher than that of the highest unsynchronized unit. If this feature is not required, leave the SYNC pin open. The SYNC pin is sensitive to capacitance loading. 150pF or less is recommended. Also external parasitic capacitive feedback between either T_O and the SYNC pin can cause unstable operation (commonly seen as jitter in the T_O outputs). Keep SYNC connections and T_O lines as physically isolated as possible. Avoid shorting the SYNC pin directly to ground or supply potentials; otherwise, damage may result.

Figure 1 shows a method for synchronizing a greater number of PWS740-1 drivers. One unit is chosen as the master. Its synchronization signal, buffered by a high-speed unity gain amplifier can synchronize up to 20 slave units. Pin 1 of each slave unit must be grounded to assure synchronization. Minimize capacitive coupling between the buffered sync line and the outputs of the drivers, especially at the end of long lines. Capacitance to ground is not critical, but total stray capacitance between the sync line and switching outputs should be kept below 50pF. Where extreme line lengths are needed, such as between printed circuit boards, additional OPA633 buffers may be added to keep drive impedance at an acceptably low value. Because of temperature-influenced shifts in the switching levels, best operation of this circuit will occur when differences in ambient temperatures between the PWS740-1 drivers are minimized, typically within a 35°C range.




FIGURE 1. Master/Slave Synchronization of Multiple PWS740 Drivers.




FIGURE 2. External Synchronization of Multiple PWS740 Drivers with TTL-Level Signals.

If larger temperature gradients are likely to occur, the user may wish to consider the synchronization method shown in Figure 2. This circuit is driven from an external TTL-compatible source such as a system clock or a simple free-running oscillator constructed of TTL gates. The output stage provides temperature compensation over the rated temperature range of the PWS740. The signal source frequency should be about 800kHz for rated performance, but may range from 500kHz to 2MHz with slightly reduced performance. Precautions with regard to circuit coupling and layout are the same as for the circuit of Figure 1. Repeaters using the OPA633 may be used for long line lengths. Symmetry and good high-frequency layout practice are important in successful application of both of these synchronization techniques.

FREQUENCY ADJUSTMENT

The FREQ ADJ pin may be connected to an external potentiometer to lower an unsynchronized PWS740-1 oscillator frequency. This may be useful if the frequency of the PWS740-1 is too close to some other signal's frequency in the system and beat interference is possible. See Typical Performance Curves. Use of this pin is not usually required; if not used, leave open for rated performance.

THEORY OF OPERATION

EXTERNAL FILTER COMPONENTS

Filter components are necessary to reduce the input ripple current and the output voltage noise. Without any input filtering, the sawtooth currents in the FET switches would flow in the +V supply line. Since this AC current can be as great as 1A peak, voltage interference with other components using this supply line would likely occur. The input ripple current can be reduced to approximately 1mA peak

(2) Pulse Engineering, PO Box 12235, San Diego CA 92112, 619-268-2400.

with the addition of two components—a bypass capacitor between the +V_{IN} pin and ground, and a series inductor in the V_{DRIVE} line. A 10μF tantalum capacitor is adequate for bypass. A parallel 0.33μF ceramic capacitor will extend the bandwidth of the tantalum. Additional bypass capacitors at each primary center-tap of the transformers are recommended. In general, the higher the capacitance, the lower the ripple, but the parasitic series inductance of the bypass capacitors will eventually be the limiting factor. The inductor value recommended is approximately 20μH. Greater reduction in ripple current is achieved with values up to 100μH; then physical size may become a concern. The inductor should be rated for at least 2A and its DC resistance should be less than 0.1Ω. An example of a low cost inductor is part number 51591 from Pulse Engineering⁽²⁾.

Output voltage filtering is achieved with a 0.33μF capacitor connecting each V_{OUT} pin of the diode bridge to ground. Short leads and close placement of the capacitors to the unit provide optimum high frequency bypassing. The 800kHz output ripple should be below 5mVp-p. Higher frequency noise bursts are also present at the outputs. They coincide with the switch times and are approximately 20mV in amplitude. Inductance of 10μH or less in series with the output loads will significantly reduce the noise as seen by the loads.

PC BOARD LAYOUT CONSIDERATIONS

Multilayer printed circuit boards are recommended for PWS740 systems. Two-layer boards are certainly possible with satisfactory operation; however, three layers provide greater density and better control of interference from the FET switch signals. Should four-layer boards be required for other circuitry, the use of separate layers for power and ground planes, a layer for switching signals, and a layer for analog signals would allow the most straightforward layout for the PWS740 system. The following discussion pertains to a three- or four-layer board layout.




FIGURE 3. Low Cost Eight-Channel Isolation Amplifier Block with Channel-to-Channel Isolation.

Critical consideration should go to minimizing electromagnetic radiation from the switching signal's lines. T_O and \bar{T}_O . You can identify the path of the switching current by starting at the $+V_{IN}$ pin. The dynamic component of the current is supplied primarily from the bypass capacitor. The high frequency current flows through the inductor and down the V_{DRIVE} line, through one side of the transformer windings, returning in the T_O with the "on" FET switch, and then back up through the bypass capacitor. This current path defines a loop antenna which transmits magnetic energy. The magnetic field lines reinforce at the center of the loop, while the field lines reinforce at the center of the loop, while the field lines from opposite points of the loop oppose each other outside the loop. Cancellation of magnetic radiation occurs when the loop is collapsed to two tightly spaced parallel line segments, each carrying the same current in opposite directions. For this reason, the printed circuit traces for both T_O connections should lay directly over a power plane forming the V_{DRIVE} connection. This plane need not extend much wider than T_O and \bar{T}_O . All of the current in the plane will flow directly under the T_O traces because this is the path of least inductance (and least radiation).

Another potential problem with the T_O lines is electric field radiation. Fortunately, the V_{DRIVE} plane is effective at terminating most of the field lines because of its proximity to

these lines. Additional shielding can be obtained by running ground trace(s) along the T_O lines, which also facilitate minimum loop area connections for the transformer's center tap bypass capacitors.

The connections between the secondary (output side) of the transformer and the diode bridges should be kept as short as possible. Unnecessary stray capacitance on these lines could cause tuned circuit peaking to occur, resulting in a slight increase of output voltage.

The PWS740 is intended for use with the ISO102, ISO120 or ISO122 isolation amplifiers (see Figure 3). Place the PWS740-2 transformer on the V_{OUT} side of the buffer rather than on the C_1 (bandwidth control) side to prevent possible pickup of switch signal by the ISO102.

The best ground connection ties the ISO102 output analog common pin to the PWS740-1 ground pin with a ground plane. This is where a four-layer board design becomes convenient. The digital ground of the ISO102 can be connected to the ground plane or closer to the $+V$ supply. If possible, you should include the analog components that the ISO102 drives on the same board. For example, if several ISO102s are multiplexed to an analog/digital converter, then having all components sharing the same ground plane will significantly simplify ground errors. Avoid connecting digi-

tal ground and the PWS740 ground together locally, leaving the ISO102 analog ground to be connected off of the board; the differential voltage between analog and digital ground may become too great.

OUTPUT CURRENT RATINGS

The PWS740-1 driver contains “soft-start” driver circuitry to protect the driver FETs and eliminate high inrush currents during turn-on. Because the PWS740 can have between one and eight channels connected, it was not possible to provide a suitable internal current limit within the driver. Instead, impedance-limiting protects the driver and transformer from overload. This means that the internal impedance of each PWS740-2 transformer is high enough that, when short-circuited at its output, it limits the current drawn from the driver to a safe value. In addition, the wire size and mass of the transformer are large enough that the transformer does not receive damage under continuous short-circuit conditions.

The PWS740-1 is capable of driving up to eight individual channels to their full current rating. The total current which can be drawn from each isolation channel is a function of total power being drawn from both DC V+ and V- outputs. For example, if one output is not used, then maximum current can be drawn from the other output. In all cases, the maximum total current that can be drawn from any individual channel is:

$$|I_{L+}| + |I_{L-}| \leq 60\text{mA}$$

It should be noted that many analog circuit functions do not simultaneously draw full rated current from both the positive and negative supplies. Thus, the PWS740 can power more circuits per channel than is first apparent. For example, an operational amplifier does not draw maximum current from both supplies simultaneously. If a circuit draws 10mA from the positive supply and 3mA from the negative supply, the PWS740 could power $(60 \div 13)$, about four devices per channel.


ISOLATION VOLTAGE RATINGS

Because a long-term test is impractical in a manufacturing situation, the generally accepted practice is to perform a production test at a higher voltage for some shorter period of time. The relationship between actual test conditions and the continuous derated maximum specification is an important one. Burr-Brown has chosen a deliberately conservative one: $V_{\text{TEST}} = (2 \times V_{\text{CONTINUOUS RATING}}) + 1000\text{V}$. This choice is appropriate for conditions where system transient voltages are not well defined.⁽³⁾ Where the real voltages are well-defined or where the isolation voltage is not continuous, the user may choose a less conservative derating to establish a specification from the test voltage.

(3) Reference National Electrical Manufacturers Association (NEMA) Standards part ICS 1-109 and ICS1-111.

MECHANICALS


Package Number 030 — 8-Pin Metal TO-3



| DIM | INCHES | | MILLIMETERS | |
|-----|------------|-------|-------------|-------|
| | MIN | MAX | MIN | MAX |
| A | 1.510 | 1.550 | 38.35 | 39.37 |
| B | .745 | .770 | 18.92 | 19.56 |
| C | .260 | .300 | 6.60 | 7.62 |
| D | .038 | .042 | 0.97 | 1.07 |
| E | .080 | .105 | 2.03 | 2.67 |
| F | 40° BASIC | | 40° BASIC | |
| G | .500 BASIC | | 12.70 BASIC | |
| H | 1.182 | 1.192 | 30.02 | 30.28 |
| J | .591 | .596 | 15.01 | 15.14 |
| K | .400 | .500 | 10.16 | 12.70 |
| Q | .151 | .161 | 3.84 | 4.09 |
| R | .980 | 1.020 | 24.89 | 25.91 |

NOTE: Leads in true position within 0.01" (0.25mm) R at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package.


Package Number 216 — 6-Pin Distributed Power Transformer



| DIM | INCHES | | MILLIMETERS | |
|----------------|--------|------|-------------|-------|
| | MIN | MAX | MIN | MAX |
| A | 0.54 | 0.64 | 13.72 | 16.26 |
| B ₁ | 0.39 | 0.49 | 9.91 | 12.45 |
| B ₂ | 0.54 | 0.64 | 13.72 | 16.26 |
| C ₁ | 0.39 | 0.52 | 9.91 | 13.21 |
| C ₂ | 0.29 | 0.44 | 7.37 | 11.18 |
| D | .020 | .030 | 0.50 | 0.76 |
| G | .177 | .217 | 4.50 | 5.12 |
| K | 0.11 | 0.21 | 2.79 | 5.33 |
| L | .375 | .425 | 9.53 | 10.80 |

NOTE: Leads in true position within 0.01" (0.25mm) R at seating plane.

Package Number 006 — 8-Pin Plastic Single-Wide DIP



| DIM | INCHES | | MILLIMETERS | |
|-------------------------------|------------|------|-------------|-------|
| | MIN | MAX | MIN | MAX |
| A ⁽²⁾ | — | .210 | — | 5.33 |
| A ₁ ⁽³⁾ | .015 | — | 0.38 | — |
| A ₂ | .115 | .195 | 2.92 | 4.95 |
| B | .014 | .022 | 0.36 | 0.56 |
| B ₁ | .045 | .070 | 1.14 | 1.78 |
| C | .008 | .015 | 0.20 | 0.38 |
| D ⁽⁴⁾ | .348 | .430 | 8.84 | 10.92 |
| D ₁ | .005 | — | 0.13 | — |
| E ⁽⁵⁾ | .300 | .325 | 7.62 | 8.26 |
| E ₁ ⁽⁴⁾ | .240 | .280 | 6.10 | 7.11 |
| e | .100 BASIC | | 2.54 BASIC | |
| eA ⁽⁵⁾ | .300 BASIC | | 7.63 BASIC | |
| eB ⁽⁶⁾ | — | .430 | — | 10.92 |
| L ⁽³⁾ | .115 | .160 | 2.92 | 4.06 |
| N ⁽⁷⁾ | 8 | | 8 | |

(1) Controlling dimension: Inch. In case of conflict between the English and metric dimensions, the inch dimensions control.

(2) Dimensioning and tolerancing per ANSI Y14.5M-1982.

(3) Dimensions A, A₁, and L are measured with the package seated in JEDEC seating plane gauge GS-3.

(4) D and E₁ dimensions for plastic packages do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010 inch (0.25mm).

(5) E and eA measured with the leads constrained to be perpendicular to plane T.

(6) eB is measured at the lead tips with the leads unconstrained.

(7) N is the maximum number of terminal positions.

(8) Corner leads (1, 4, 5, and 8) may be configured as shown in Figure 2.

(9) For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package center-lines.