

OPA678

Wideband Switched-Input OPERATIONAL AMPLIFIER

FEATURES

- **FAST SETTling:** 11ns (1%)
- **WIDE BANDWIDTH:** 200MHz
- **TWO LOGIC SELECTABLE INPUTS**
- **LOW OFFSET VOLTAGE:** $\pm 380\mu\text{V}$
- **FAST INPUT SWITCHING:** 4ns
- **ACCEPTS TTL/ECL SWITCHING SIGNALS**
- **UNITY GAIN STABLE**
- **16-PIN DIP AND SOIC PACKAGES**

APPLICATIONS

- **VIDEO AMPLIFICATION AND SWITCHING**
- **FAST 2-INPUT MULTIPLEXER**
- **PULSE/RF AMPLIFIERS**
- **PROGRAMMABLE-GAIN AMPLIFIER**
- **ACTIVE FILTERS**
- **SYNCHRONOUS DEMODULATOR**


DESCRIPTION

The OPA678 is a wideband monolithic operational amplifier with two independent differential inputs. Either input can be selected by an external TTL or ECL logic signal. The amplifier is externally compensated and features a very fast input selection speed, 4ns for either ECL or TTL. This amplifier features fully symmetrical differential inputs due to its "classical" operational am-

plifier circuit architecture. Unlike "current-feedback" amplifier designs, the OPA678 may be used in all op amp applications requiring high speed and precision.

Low distortion and crosstalk make this amplifier suitable for RF and video applications.

The OPA678 is available in DIP, SOIC, and sidebraze packages. A military temperature range part is available in the sidebraze package.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706
Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL

At $V_{CC} = \pm 5VDC$, $R_L = 150\Omega$, $C_{COMP} = 5pF$, and $T_A = +25^\circ C$ unless otherwise noted.

PARAMETER	CONDITIONS	OPA678AG, AP, AU			OPA678SG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
INPUT NOISE⁽¹⁾ Voltage: $f_O = 100Hz$ $f_O = 1kHz$ $f_O = 10kHz$ $f_O = 100kHz$ $f_B = 10Hz$ to $10MHz$ Current: $f_O = 10Hz$ to $1MHz$	$R_S = 0\Omega$		55 21 7.8 4.9 18 2.1			*	*	nV/\sqrt{Hz} nV/\sqrt{Hz} nV/\sqrt{Hz} nV/\sqrt{Hz} μV_{rms} pA/\sqrt{Hz}
OFFSET VOLTAGE⁽¹⁾ Input Offset Voltage Offset Voltage Drift Supply Rejection	$V_{CM} = 0VDC$ $T_A = T_{MIN}$ to T_{MAX} $\pm V_{CC} = 4.5V$ to $5.5V$		± 380 ± 3 71	$\pm 1.5mV$ ± 15		± 380 ± 3 *	$\pm 1mV$ ± 10	μV $\mu V/^\circ C$ dB
BIAS CURRENT⁽¹⁾ Input Bias Current	$V_{CM} = 0VDC$		14	50		*	*	μA
OFFSET CURRENT⁽¹⁾ Input Offset Current	$V_{CM} = 0VDC$		0.2	2		*	1.5	μA
INPUT IMPEDANCE⁽¹⁾ Differential Common-Mode			$25k \parallel 2$ $10^6 \parallel 5$			*	*	$\Omega \parallel pF$ $\Omega \parallel pF$
INPUT VOLTAGE RANGE⁽¹⁾ Common-Mode Input Range Common-Mode Rejection	$V_{IN} = \pm 0.5VDC$, $V_O = \pm 1.25V$	2.0 75	± 2.5 85		*	*		V dB
OPEN-LOOP GAIN, DC⁽¹⁾ Open-Loop Voltage Gain		50	60		*	*		dB
FREQUENCY RESPONSE Closed-Loop Bandwidth Crosstalk Harmonic Distortion: 5MHz Large Signal Response ⁽⁴⁾ Slew Rate Settling Time: 1% 0.1% 0.01% Differential Gain (0V to 0.7V) Differential Phase (0V to 0.7V)	Gain = $+1V/V$, $C_C = 9pF$ Gain = $+2V/V$, $C_C = 7pF$ Gain = $+5V/V$, $C_C = 1pF$ Gain = $+1V/V$, $f = 100kHz$ $f = 1MHz$ $f = 10MHz$ $f = 100MHz$ $G = +1V/V$, $R_L = 150\Omega$, $V_O = 0.25Vp-p$ Second Harmonic Third Harmonic $V_O = 2.5Vp-p$, Gain = $+1V/V$ Gain = $+1V/V$ Gain = $-1V/V$, $1V_{OUT}$ Step 4.5MHz, Gain = $+2V/V$, $C_C = 2.2pF$ 4.5MHz, Gain = $+2V/V$, $C_C = 2.2pF$	140	200 100 70 -102 -83 -64 -44		*	*		MHz MHz MHz dB ⁽²⁾ dB dB dB dB ⁽³⁾ dB MHz V/ μs ns ns ns % Degrees
INPUT SELECTION⁽⁵⁾ Transition Time 50% In to 50% Out	ECL: Operation TTL: Operation		4 4	8 8		*	9 9	ns ns
DIGITAL INPUT TTL Logic Levels: V_{IL} V_{IH} I_{IL} I_{IH} ECL Logic Levels: V_{IL} V_{IH} I_{IL} I_{IH}	Logic "LO" Logic "HI" Logic "LO", $V_{IL} = 0V$ Logic "HI", $V_{IH} = +2.7V$ Logic "LO" Logic "HI" Logic "LO", $V_{IL} = -1.6V$ Logic "HI", $V_{IH} = -1.0V$	0 +2.0	-0.05 1	+0.8 +5 -0.2 20	*	*	*	V V mA μA V V μA μA
RATED OUTPUT Voltage Output Current Output Output Resistance Load Capacitance Stability Short Circuit Current	$R_L = 150\Omega$ $R_L = 50\Omega$ 1MHz, Open Loop, $C_C = 5pF$ $R_F = 100\Omega$, Gain = $+1V/V$, $C_C = 10pF$ Continuous to Gnd	± 2.5 ± 1.7 ± 30	± 3.75 ± 2.2 ± 44 5 17 +45		*	*		V V mA Ω pF mA

SPECIFICATIONS (CONT)

ELECTRICAL

At $V_{CC} = \pm 5\text{VDC}$, $R_L = 150\Omega$, $C_{COMP} = 5\text{pF}$, and $T_A = +25^\circ\text{C}$ unless otherwise noted.

PARAMETER	CONDITIONS	OPA678AG, AP, AU			OPA678SG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
POWER SUPPLY Rated Voltage Derated Performance Current, Quiescent	$\pm V_{CC}$		5		*	*	*	VDC
	$\pm V_{CC}$	4.5		5.5	*	*	*	VDC
	$I_O = 0\text{mADC}$		26	30				mA
TEMPERATURE RANGE Specification θ_{JA}	Ambient Temp AG, AP, AU	-40		+85	*		*	$^\circ\text{C}$
	SG	-55		+125				$^\circ\text{C}$
	AG, SG		125			*		$^\circ\text{C/W}$
	AP		90					$^\circ\text{C/W}$
	AU		100					$^\circ\text{C/W}$

* Same specifications as for OPA678AG/AP/AU.

ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)



At $V_{CC} = \pm 5\text{VDC}$, $R_L = 150\Omega$, $C_{COMP} = 5\text{pF}$, and $T_A = T_{MIN}$ to T_{MAX} unless otherwise noted.

PARAMETER	CONDITIONS	OPA678AG, AP, AU			OPA678SG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
TEMPERATURE RANGE Specification	Ambient Temp AG/AP/AU	-40		+85	*		*	$^\circ\text{C}$
	SG				-55		+125	$^\circ\text{C}$
OFFSET VOLTAGE Input Offset Voltage Offset Voltage Drift Supply Rejection	$T_A = T_{MIN}$ to T_{MAX}		600	$\pm 2.4\text{mV}$		*	$\pm 2\text{mV}$	μV
	$T_A = T_{MIN}$ to T_{MAX}		± 3	± 15		*	± 10	$\mu\text{V}/^\circ\text{C}$
	$\pm V_{CC} = 4.5\text{V}$ to 5.5V	60	70		*	73		dB
BIAS CURRENT Input Bias Current	$V_{CM} = 0\text{VDC}$		15	85		*	*	μA
OFFSET CURRENT Input Offset Current	$V_{CM} = 0\text{VDC}$		0.5	5		*	7	μA
INPUT VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection		± 2.0	± 2.5		*	*		V
	$V_{IN} = \pm 0.5\text{VDC}$, $V_O = \pm 1.25\text{V}$	60	80		*	*		dB
OPEN-LOOP GAIN, DC Open-Loop Voltage Gain		50	60		*	*		dB
DIGITAL INPUT TTL Logic Levels: V_{IL} V_{IH} I_{IL} I_{IH} ECL Logic Levels: V_{IL} V_{IH} I_{IL} I_{IH}	Logic "LO"	0		+0.8	*		*	V
	Logic "HI"	+2.0		+5	*		*	V
	Logic "LO", $V_{IL} = 0\text{V}$		-0.08	-0.4		*	*	mA
	Logic "HI", $V_{IH} = +2.7\text{V}$		5	50		*	*	μA
	Logic "LO"	-1.81		-1.475	*		*	V
	Logic "HI"	-1.15		-0.88	*		*	V
	Logic "LO", $V_{IL} = -1.6\text{V}$		-50			*	*	μA
	Logic "HI", $V_{IH} = -1.0\text{V}$		-50			*	*	μA
RATED OUTPUT Voltage Output Output Current	$R_L = 150\Omega$	± 2.5	± 3.75		*	*		V
	$R_L = 50\Omega$	± 1.5	± 2.0		± 1.5	*		V
			44			40		mA
POWER SUPPLY Current, Quiescent	$I_O = 0\text{mADC}$		25	35		*	*	mA

* Same specifications as for AG/AP/AU.

NOTES: (1) Specifications are for both inputs (A and B). (2) dBC = Level referred to carrier-input signal. (3) Harmonic distortion will typically be improved significantly in the inverting mode. (4) Large Signal Response is calculated from the formula $LSBW = \frac{SR}{2\pi V_{PEAK}}$. (5) Switching time from application of digital logic signal to input signal selection.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



ABSOLUTE MAXIMUM RATINGS

Supply	±7VDC
Differential Input Voltage	Total V_{CC}
Input Voltage Range (Analog and Digital)	$\pm V_{CC}$
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Output Short Circuit to Ground (+25°C)	Continuous to ground
Junction Temperature	+175°C

ORDERING INFORMATION


Basic Model Number	OPA678	() ()
Performance Grade Code	A: -40°C to +85°C	
	S: -55°C to +125°C	
Package Code	G: 16-pin Ceramic DIP	
	P: 16-pin Plastic DIP	
	U: 16-pin SOIC	

PACKAGE INFORMATION

MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
OPA678AG	16-Pin Hermetic DIP	109
OPA678AP	16-Pin Plastic DIP	180
OPA678AU	16-Pin SOIC	211
OPA678SG	16-Pin Hermetic DIP	109

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

DICE INFORMATION



OPA678B DIE TOPOGRAPHY







PAD	FUNCTION
1	TTL set
2	-In ₂
3	+In ₂
4	+In
5	-In
6	V _{OS1}
7	V _{OS2}
8	Comp
9 ⁽¹⁾	Fuse
10	V _{CC}
11	V _{CC} O/P
12	Output
13 ⁽¹⁾	FDBK ₃
14 ⁽¹⁾	FDBK ₄
15 ⁽¹⁾	FDBK ₅
16 ⁽¹⁾	FDBK ₁
17	V _{EE} O/P
18	V _{EE}
19 ⁽¹⁾	SRC ₁
20	GND
21	CH ₁ LO
22	CH ₁ HI

NOTE: (1) No connection required.

MECHANICAL INFORMATION

	MILS (0.001")
Die Size	103 x 90±5
Die Thickness	20 ± 3
Min. Pad Size	4 x 4
Backing	Gold
Top Metallization	Gold







TYPICAL PERFORMANCE CURVES



NOTE: For the gain of +2V/V, $C_C = 2.2\text{pF}$; for the gain of +5V/V, $C_C = 0$.

NOTE: For the gain of +2V/V, $C_C = 2.2\text{pF}$; for the gain of +5V/V, $C_C = 0$.

TYPICAL PERFORMANCE CURVES (CONT)



THEORY OF OPERATION

The simplified circuit of the ECL compatible OPA678 is shown in Figure 1. It is a “classical” high-speed op amp architecture with one important exception—the amplifier has two ECL logic selectable differential input stages. An appropriate differential ECL logic signal on A and \bar{A} will turn on either Q5 or Q6, steering operating (tail) current to either differential input pair Q1 and Q2 or Q3 and Q4. The input pair receiving the tail current operates as a conventional op-amp input stage while the de-selected input pair receiving no tail current appears as an open circuit. The de-selected inputs have only a few pF parasitic capacitance and in the off condition exhibit only a very low leakage (bias) current of about 100pA. Two feedback networks can be connected to each input separately allowing a wide range of circuit applications. The feedback network connected to the selected input operates in a normal op amp fashion while the feedback network connected to the de-selected input is totally inactive, appearing only as an additional load to the amplifier’s output stage.

For TTL operation, “A select” is held to an internal reference level by tying pins 13 and 14 together. This allows “ \bar{A} ” to become the single-ended TTL input.

Standard TTL and ECL logic levels may be applied to each input selection circuit but only 350mV is typically required to switch between inputs. This logic input sensitivity allows simpler high-speed logic driver circuitry and it minimizes digital noise coupling into adjacent wideband analog circuitry and allows single ended ECL inputs to be used with V_{BB} applied to the other input.

The OPA678 is designed to be frequency compensated by a single capacitor connected from pin 5 to ground. Recommended compensation is shown in the Typical Performance Curve section. A small variable capacitor may be trimmed for best bandwidth, settling time, and gain peaking. Closed-loop gain/phase (Bode) plots are shown in the Typical Performance Curves.

OFFSET TRIM

The laser trimmed input offset voltage is low enough for many video and RF applications. Independent control of input offset will require that trim adjust current be summed into one or both inputs.




FIGURE 1. OPA678 Simplified Circuit Diagram.

APPLICATION TIPS

Wideband amplifier circuits require good layout techniques to be successful. The use of short, direct signal paths and heavy (2oz copper recommended) ground planes are absolutely necessary to achieve the performance level inherent in the OPA678. Oscillation, ringing, poor bandwidth and settling, gain peaking, and instability are typical problems that plague all high-speed amplifiers when they are used in poor layouts. The OPA678 is no different in this respect—any amplifier with a gain bandwidth product of a few GHz requires some care be taken in its application.

Points to remember:

1. Use a heavy copper ground plane on the component side of your PC board. This provides a low inductance ground and it also conducts heat from active circuit package pins into ambient air by convection.
2. Bypass power supply pins directly at the active device. The use of monoblock or tantalum capacitors with very short leads is highly recommended. A 0.1 μ F in parallel with a 1.0 μ F will be optimum in most applications. The 0.1 μ F should be placed directly at the device's power supply leads.
3. When using the OPA678 in the unity gain voltage follower configuration it is recommended that a 100 Ω resistor be connected from the output to the inverting input for optimum performance.
4. Signal paths should be short and direct. Feedback resistors, compensation capacitors, termination resistors, etc. should have lead lengths no longer than 1/4 inch (6cm).
5. Surface mount components (chip resistors, capacitors, etc.) have low inductance and are therefore recommended. Parasitic inductance and capacitance should be avoided if best performance is to be achieved.
6. Resistors used in feedback networks should have values of a few hundred ohms for best performance. Shunt capacitance problems limit the acceptable range to about 1k Ω or on the high resistance end and to a value that is within the amplifier's output drive limits on the low end. Metal film and carbon compensation resistors will be satisfactory.
7. Wirewound resistors (even "noninductive" types) are absolutely unacceptable in high frequency circuits.
8. Avoid overloading the output. Remember that output current must be provided by the amplifier to drive its own feedback network as well as to drive its "load." Lowest distortion is achieved with high impedance loads.
9. PC board traces for signal and power lines should be wide to reduce impedance or inductance.
10. Don't forget that these amplifiers use $\pm 5V$ supplies. Although they will operate perfectly well with +5V and -5.2V, the use of $\pm 15V$ supplies will result in destruction.
11. Standard commercial test equipment has not been designed to test devices in the OPA678 speed range. Benchtop op amp testers and ATE systems will require a special test head to successfully test these amplifiers.
12. High-speed amplifiers can drive only a limited amount of capacitance. If the load exceeds 10 to 20pF consider using a fast buffer or a small resistor to isolate the capacitance from the amplifier's output. Capacitive loads will cause loop instability if not compensated for.
13. Terminate transmission line loads. Unterminated lines, such as coaxial cable, can appear to the amplifier to be a capacitive or inductive load. By terminating a transmission line with its characteristic impedance, the amplifier's load then appears as a purely resistive impedance.
14. For clean, fast input selection the logic input pins should be terminated with appropriate resistors. Resistors should be connected from input selection pins to ground plane with short leads. Failure to terminate long lines will result in ringing and poor high frequency switching.
15. Plug-in prototype boards and wire-wrap boards will not be satisfactory. A clean layout using RF techniques is required; there is no shortcut.




FIGURE 2. OPA678 Settling Time Test Circuit.




FIGURE 3. OPA678 (TTL) Input Selection Transition Time Test Circuit.




FIGURE 4. OPA678 (TTL) Input Selection Time. Input A to B. Larger output voltages will have slightly slower switching times due to more slewing of the op amp.




FIGURE 5. OPA678 (ECL) Input Selection Time. Input A to B. Larger output voltages will have slightly slower switching times due to more slewing of the op amp.




FIGURE 6. Channel Select Switching Transient Test Schematic.




FIGURE 7. OPA678 Switching Transient. The switching transient levels will be lower for switching signals with slower rising edges.




FIGURE 8. OPA678 used as Conventional Op Amp. A wideband video amplifier with 75Ω input and output impedance.




FIGURE 9. Two Input Multiplexer with Gain. This circuit can be used to multiplex I & Q signals into one sampling ADC.




FIGURE 10. Differential Input Multiplexer with Gain of +2V/V.




FIGURE 11. Receiver Noise Blanker: A Wideband Gated Video Amplifier.




FIGURE 12. Synchronous Modulator/Demodulator (with Gain).




FIGURE 13. Very Fast Programmable Gain Amplifier with Voltage Gains of +1V/V and +2V/V (0dB and 6dB).





FIGURE 14. High Input Impedance Differential Input Multiplexer with Gain of 5V/V (14dB).

PACKAGE DRAWINGS

Package Number 100 - 16-Lead, Ceramic Side Brize DIP, .300 Wide




5. OUTLINES ON WHICH THE SEATING PLANE IS COINCIDENT WITH THE LEAD ANODIUM'S SHALL BE EQUAL B ALONG ANY PART OF THE LEAD ABOVE THE SEATING/BASE PLANE.
6. E1 DOES NOT INCLUDE PARTICLES OF PACKING MATERIALS.
7. CONTROLLING DIMENSION: INCH.
8. A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE CROSS-HATCHED AREA.

DIM	INCHES		MILLIMETERS	
	MIN.	MAX.	MIN.	MAX.
A	.105	.175	2.67	4.45
A1	.025	.055	0.64	1.40
B	.015	.021	0.38	0.53
B1	.038	.060	0.97	1.52
C	.508	.842	12.90	21.38
D	.290	.325	7.37	8.28
E	.180	.310	4.57	7.87
E1	.100	TYP.	2.54	TYP.
E1	.300	TYP.	7.62	TYP.
L	.125	.175	3.18	4.45
L1	.010	.025	0.25	0.64
L2	.020	.055	0.51	1.40

PACKAGE NUMBER: Z7109
JEDEC NUMBER: MO-36-40
REV: D

Package Number 180 - 16-Pin Plastic, Single-Wide DIP




1. ALL DIMENSIONS ARE IN INCHES. DIMENSIONS WITH TOLERANCING PER ANSI Y14.5M-1987.
2. DIMENSIONS A, A1, AND L ARE MEASURED WITH THE PACKAGE SEATED ON A GAUGE PLANE WITH MAXIMUM INTERFERE.
3. DIMENSIONS D, D1, AND E1 DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
4. D, D1, AND E1 DIMENSIONS DO NOT EXCEED 0.10 (2.54mm).
5. E AND eA MEASURED WITH THE LEADS CONSTRAINED TO BE PERPENDICULAR TO THE SEATING PLANE.
6. eB AND eC ARE MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
7. POSITIONS.

DIM	INCHES		MILLIMETERS	
	MIN.	MAX.	MIN.	MAX.
A	.115	.155	2.92	3.91
A1	.015	.035	0.38	0.89
B	.015	.025	0.38	0.64
B1	.040	.060	1.02	1.52
C	.030	.044	0.76	1.14
D	.008	.014	0.20	0.36
D1	.005	.013	0.13	0.33
E	.300	.325	7.62	8.28
E1	.240	.280	6.10	7.11
e	.100 BASIC	2.84 BASIC	2.54 BASIC	72.63 BASIC
eA	.100 BASIC	7.63 BASIC	2.54 BASIC	193.22 BASIC
eB	.010	.020	0.25	0.51

PACKAGE NUMBER: 72180
JEDEC NUMBER: MS-301-BB
REV: P

Package Number 211 - 16-Lead SOIC



1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5-1973.
2. DIMENSIONS A, A1, AND L ARE MEASURED WITH THE PACKAGE SEATED ON A GAUGE PLANE WITH MAXIMUM INTERFERE.
3. DIMENSIONS D, D1, AND E1 DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
4. D, D1, AND E1 DIMENSIONS DO NOT EXCEED 0.10 (2.54mm).
5. E AND eA MEASURED WITH THE LEADS CONSTRAINED TO BE PERPENDICULAR TO THE SEATING PLANE.
6. eB AND eC ARE MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
7. POSITIONS.

DIM	INCHES		MILLIMETERS	
	MIN.	MAX.	MIN.	MAX.
A	.026	.043	0.66	1.10
A1	.004	.018	0.10	0.46
B	.013	.020	0.33	0.51
C	.0091	.0125	0.23	0.32
D	.3977	.4133	10.10	10.50
E	.2914	.2992	7.40	7.60
E1	.050	BASIC	1.27	BASIC
H	.394	.419	10.00	10.65
L	.010	.020	0.25	0.51
L1	.016	.026	0.41	0.66
L2	.016	.026	0.41	0.66
L3	.016	.026	0.41	0.66
L4	.016	.026	0.41	0.66
L5	.016	.026	0.41	0.66
L6	.016	.026	0.41	0.66
L7	.016	.026	0.41	0.66
L8	.016	.026	0.41	0.66
L9	.016	.026	0.41	0.66
L10	.016	.026	0.41	0.66
L11	.016	.026	0.41	0.66
L12	.016	.026	0.41	0.66
L13	.016	.026	0.41	0.66
L14	.016	.026	0.41	0.66
L15	.016	.026	0.41	0.66
L16	.016	.026	0.41	0.66
L17	.016	.026	0.41	0.66
L18	.016	.026	0.41	0.66
L19	.016	.026	0.41	0.66
L20	.016	.026	0.41	0.66
L21	.016	.026	0.41	0.66
L22	.016	.026	0.41	0.66
L23	.016	.026	0.41	0.66
L24	.016	.026	0.41	0.66
L25	.016	.026	0.41	0.66
L26	.016	.026	0.41	0.66
L27	.016	.026	0.41	0.66
L28	.016	.026	0.41	0.66
L29	.016	.026	0.41	0.66
L30	.016	.026	0.41	0.66
L31	.016	.026	0.41	0.66
L32	.016	.026	0.41	0.66
L33	.016	.026	0.41	0.66
L34	.016	.026	0.41	0.66
L35	.016	.026	0.41	0.66
L36	.016	.026	0.41	0.66
L37	.016	.026	0.41	0.66
L38	.016	.026	0.41	0.66
L39	.016	.026	0.41	0.66
L40	.016	.026	0.41	0.66
L41	.016	.026	0.41	0.66
L42	.016	.026	0.41	0.66
L43	.016	.026	0.41	0.66
L44	.016	.026	0.41	0.66
L45	.016	.026	0.41	0.66
L46	.016	.026	0.41	0.66
L47	.016	.026	0.41	0.66
L48	.016	.026	0.41	0.66
L49	.016	.026	0.41	0.66
L50	.016	.026	0.41	0.66
L51	.016	.026	0.41	0.66
L52	.016	.026	0.41	0.66
L53	.016	.026	0.41	0.66
L54	.016	.026	0.41	0.66
L55	.016	.026	0.41	0.66
L56	.016	.026	0.41	0.66
L57	.016	.026	0.41	0.66
L58	.016	.026	0.41	0.66
L59	.016	.026	0.41	0.66
L60	.016	.026	0.41	0.66
L61	.016	.026	0.41	0.66
L62	.016	.026	0.41	0.66
L63	.016	.026	0.41	0.66
L64	.016	.026	0.41	0.66
L65	.016	.026	0.41	0.66
L66	.016	.026	0.41	0.66
L67	.016	.026	0.41	0.66
L68	.016	.026	0.41	0.66
L69	.016	.026	0.41	0.66
L70	.016	.026	0.41	0.66
L71	.016	.026	0.41	0.66
L72	.016	.026	0.41	0.66
L73	.016	.026	0.41	0.66
L74	.016	.026	0.41	0.66
L75	.016	.026	0.41	0.66
L76	.016	.026	0.41	0.66
L77	.016	.026	0.41	0.66
L78	.016	.026	0.41	0.66
L79	.016	.026	0.41	0.66
L80	.016	.026	0.41	0.66
L81	.016	.026	0.41	0.66
L82	.016	.026	0.41	0.66
L83	.016	.026	0.41	0.66
L84	.016	.026	0.41	0.66
L85	.016	.026	0.41	0.66
L86	.016	.026	0.41	0.66
L87	.016	.026	0.41	0.66
L88	.016	.026	0.41	0.66
L89	.016	.026	0.41	0.66
L90	.016	.026	0.41	0.66
L91	.016	.026	0.41	0.66
L92	.016	.026	0.41	0.66
L93	.016	.026	0.41	0.66
L94	.016	.026	0.41	0.66
L95	.016	.026	0.41	0.66
L96	.016	.026	0.41	0.66
L97	.016	.026	0.41	0.66
L98	.016	.026	0.41	0.66
L99	.016	.026	0.41	0.66
L100	.016	.026	0.41	0.66

PACKAGE NUMBER: Z7109
JEDEC NUMBER: MO-36-40
REV: D