

OPA671

## Wide Bandwidth, Fast Settling *Difet*<sup>®</sup> OPERATIONAL AMPLIFIER

### FEATURES

- WIDE GAIN-BANDWIDTH: 35MHz
- HIGH SLEW RATE: 100V/ $\mu$ s
- FAST SETTLING: 240ns to 0.01%
- FET INPUT:  $I_B = 50\text{pA}$  max
- HIGH OUTPUT CURRENT: 50mA
- WIDE SUPPLY RANGE:  $V_S = \pm 4.5 // \pm 18\text{V}$

### APPLICATIONS

- HIGH-SPEED DATA ACQUISITION
- OPTOELECTRONICS
- TRANSIMPEDANCE AMPLIFIER
- LINE DRIVER


### DESCRIPTION

The OPA671 is a FET-input monolithic operational amplifier featuring wide bandwidth and fast settling time. Fabricated using Burr-Brown's *Difet*, complementary bipolar process, it provides an excellent combination of high speed, accuracy, and high output current.

The OPA671 is versatile, operating from  $\pm 4.5\text{V}$  to  $\pm 18\text{V}$  power supplies. It can deliver  $\pm 10\text{V}$  signals into a  $200\Omega$  load at slew rates of  $100\text{V}/\mu\text{s}$ . OPA671's *Difet* input provides input bias current thousands of times lower than bipolar-input wideband op amps.

The OPA671 is internally compensated and is unity-gain stable, allowing use in the widest range of applications.

The OPA671 is available in an 8-pin plastic DIP, rated for the industrial temperature range.



*Difet*<sup>®</sup> Burr-Brown Corporation

International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706  
Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

# SPECIFICATIONS


At  $T_A = +25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$  unless otherwise noted.

PARAMETER	CONDITION	OPA671AP			UNITS
		MIN	TYP	MAX	
<b>OFFSET VOLTAGE</b> Input Offset Voltage Average Drift Power Supply Rejection	$V_S = \pm 4.5$ to $\pm 16.5\text{V}$		$\pm 0.5$ $\pm 10$ 94	$\pm 5$	mV $\mu\text{V}/^\circ\text{C}$ dB
<b>INPUT BIAS CURRENT<sup>(1)</sup></b> Input Bias Current Input Offset Current	$V_{CM} = 0\text{V}$ $V_{CM} = 0\text{V}$		5 2	50	pA pA
<b>NOISE</b> Input Voltage Noise Noise Density, $f = 100\text{Hz}$ $f = 1\text{kHz}$ $f = 10\text{kHz}$ $f = 100\text{kHz}$ Voltage Noise, $\text{BW} = 10\text{Hz}$ to $1\text{MHz}$ Input Bias Current Noise Current Noise Density, $f = 10\text{Hz}$ to $1\text{MHz}$			24 15 12 10 60 2		$\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$ $\mu\text{Vp-p}$ $\text{fA}/\sqrt{\text{Hz}}$
<b>INPUT VOLTAGE RANGE</b> Common-Mode Input Range Common-Mode Rejection	$V_{CM} = \pm 10\text{V}$	$\pm 12$ 74	$\pm 13$ 92		V dB
<b>INPUT IMPEDANCE</b> Differential Common-Mode			$10^{12} \parallel 4.5$ $10^{12} \parallel 6$		$\Omega \parallel \text{pF}$ $\Omega \parallel \text{pF}$
<b>OPEN-LOOP GAIN</b> Open-Loop Voltage Gain	$V_O = \pm 10\text{V}$ , $R_L = 1\text{k}\Omega$ $V_O = \pm 10\text{V}$ , $R_L = 200\Omega$	74	80 78		dB dB
<b>FREQUENCY RESPONSE</b> Gain-Bandwidth Product Slew Rate Settling Time 0.01% 0.1% 1% Total Harmonic Distortion	$G = -1$ , 10V Step $G = -1$ , 10V Step $G = -1$ , 10V Step $G = -1$ , 10V Step $G = 1$ , $f = 100\text{kHz}$ $V_O = 3\text{V}$ , $R_L = 200\Omega$		35 107 240 150 85 0.0006		MHz V/ $\mu\text{s}$ ns ns ns %
<b>OUTPUT</b> Voltage Output Current Output Short Circuit Current Output Resistance, Open-Loop	$R_L = 200\Omega$ $V_O = \pm 10\text{V}$ DC	$\pm 10.5$	$\pm 11.5$ 50 $-90/+105$ 20		V mA mA $\Omega$
<b>POWER SUPPLY</b> Specified Operating Voltage Operating Voltage Range Quiescent Current		$\pm 4.5$	$\pm 15$ $\pm 14.8$	$\pm 18$ $\pm 17$	V V mA
<b>TEMPERATURE RANGE</b> Specification Operating Storage Thermal Resistance, $\theta_{JA}$		-25 -40 -40		+85 +100 +125	$^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}/\text{W}$

NOTE: (1) Tested without warmup at  $T_J = 25^\circ\text{C}$ .

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


## DIE INFORMATION



OPA671 DIE TOPOGRAPHY

PAD	FUNCTION
1	-In
2	+In
3	IQ
4	Comp In
5	Comp Out
6	-Short Circuit Bypass
7	-V
8	-V for O/P Stage
9	Balance 2A
10	Output
11	+V for O/P Stage
12	+V
13	+Short Circuit Bypass
14	Balance 2B
15	Balance 1
16	Slope
17	R <sub>CM</sub>
18	R9

## PIN CONFIGURATION



## ABSOLUTE MAXIMUM RATINGS

Power Supply Voltage .....	±18V
Input Voltage .....	(V+) +1V to (V-) -1V
Operating Temperature .....	-40°C to +100°C
Storage Temperature .....	-40°C to +125°C
Output Short-Circuit to Ground .....	15s
Junction Temperature .....	+150°C
Lead Temperature (soldering, 10s) .....	+300°C

## ELECTROSTATIC DISCHARGE SENSITIVITY

An integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

## ORDERING INFORMATION

MODEL	PACKAGE	TEMP. RANGE
OPA671AP	8-Pin Plastic DIP	-25°C to +85°C







## PACKAGE INFORMATION

MODEL	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>
OPA671AP	8-Pin Plastic DIP	006

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.






# TYPICAL PERFORMANCE CURVES

$T_A = +25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$  unless otherwise noted.



# TYPICAL PERFORMANCE CURVES (CONT)


$T_A = +25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$  unless otherwise noted.




# TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$  unless otherwise noted.


G = +1 LARGE SIGNAL RESPONSE




G = +1 SMALL SIGNAL RESPONSE



G = -1 LARGE SIGNAL RESPONSE



G = -1 SMALL SIGNAL RESPONSE



## CIRCUIT LAYOUT

With any high-speed, wide-bandwidth circuitry, careful circuit layout will ensure best performance. Make short, direct circuit interconnections and avoid stray wiring capacitance—especially at the inverting input pin. A component-side ground plane will help ensure low ground impedance. Do not place the ground plane under or near the inputs and feedback network.

The power supply connections should be bypassed with good high-frequency capacitors positioned close to the op amp pins. In most cases, a 1 $\mu$ F solid tantalum capacitor for each power supply is adequate. The OPA671 can deliver peak load currents up to 100mA. Even if steady-state load currents are lower, signal transients may demand large current transients from the power supplies. It is the power supply bypass capacitors which must supply these current transients. Larger bypass capacitors such as 4.7 $\mu$ F solid tantalum capacitors may improve dynamic performance in some applications.

## OFFSET ADJUSTMENT

Many applications require no external offset voltage adjustment. Figure 1 shows an optional circuit for trimming the offset voltage. Do not use this offset voltage adjustment to correct for offsets produced in other circuitry since this can introduce large offset voltage temperature drift.




FIGURE 1. Optional Offset Voltage Trim Circuit.

## CAPACITIVE LOADS

The OPA671 is internally compensated to be unity-gain stable with minimal capacitive load. The combination of low closed-loop gain and capacitive load will decrease the phase margin and may lead to gain peaking or oscillations. Load capacitance reacts with the op amp's open-loop output resistance to form an additional pole in the feedback loop. With wideband op amps, load capacitance as low as 50pF can introduce enough phase shift to degrade dynamic performance. Figure 2 shows circuits which preserve phase margin with capacitive load. Request Application Bulletin AB-028 for details on various compensation circuits and analysis techniques.

## POWER DISSIPATION

High output current can cause large internal power dissipa-




FIGURE 2. Compensation Circuits for Capacitive Loads.

tion in the OPA671. Copper leadframe construction improves heat dissipation compared to conventional plastic packages. To achieve best heat dissipation, solder the device directly to the circuit board and use wide circuit board traces close to the device pins. Limit the ambient temperature, load and signal to assure that the maximum junction temperature is not exceeded. The OPA671 may be operated at reduced power supply voltage to minimize power dissipation.

## OUTPUT CURRENT LIMIT


Output current is limited by internal circuitry to approximately 90mA at 25°C. The short-circuit limit current decreases with increasing junction temperature as shown in the typical curves. The current limit will protect the device from inadvertent short-circuits to ground. The power dissipation under this condition, however, is quite high so short-circuits should be avoided.

## INPUT BIAS CURRENT

The OPA671 is fabricated with Burr-Brown's dielectrically isolated *Difet* process, giving it extremely low input bias current. As with other FET-input amplifiers, input bias current approximately doubles with every 10°C increase in junction temperature. Input bias current can be minimized by soldering the device to the circuit board to provided best heat dissipation. Reduced power supply voltage will also minimize input bias current by reducing internal power dissipation.

# PACKAGE DRAWINGS

Package Number 006 - 8-Pin Plastic, Single-Wide DIP



DIM	INCHES		MILLIMETERS		NOTE	DIM	INCHES		MILLIMETERS		NOTE
	MIN.	MAX.	MIN.	MAX.			MIN.	MAX.	MIN.	MAX.	
A	--	.210	--	5.33	3	eC	.000	.060	0.00	1.52	6
A1	.015	--	0.38	--	3	L	.115	.150	2.92	3.81	3
A2	.115	.195	2.92	4.95		N				8	7
b	.014	.022	0.36	0.56							
b2	.045	.070	1.14	1.78	9						
b3	.030	.045	0.76	1.14	9						
c	.008	.014	0.20	0.36							
D	.355	.400	9.02	10.16	4						
D1	.005	--	0.13	--	4						
E	.300	.325	7.62	8.26	5						
E1	.240	.280	6.10	7.11	4						
e	.100	BASIC	2.54	BASIC							
eA	.300	BASIC	7.63	BASIC	5						
eB	--	.430	--	10.92	6						

NOTES:  
 1. ALL DIMENSIONS ARE IN INCHES.  
 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982.  
 3. DIMENSIONS A, A1, AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.  
 4. D, D1, AND E1 DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 (0.25mm).  
 5. E AND eA MEASURED WITH THE LEADS CONSTRAINED TO BE PERPENDICULAR TO DATUM  $\overline{C-C}$ .  
 6. eB AND eC ARE MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.  
 7. N IS THE MAXIMUM OF TERMINAL POSITIONS.

8. POINTED OR ROUNDED LEAD TIPS ARE PREFERRED TO EASE INSERTION.  
 9. b2 AND b3 MAXIMUM DIMENSIONS DO NOT INCLUDE DAMBAR PROTRUSIONS. DAMBAR PROTRUSIONS SHALL NOT EXCEED .010 (0.25mm).  
 10. DISTANCE BETWEEN LEADS INCLUDING DAMBAR PROTRUSIONS TO BE .005 (0.13mm) MINIMUM.  
 11. A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE CROSS-HATCHED AREA.  
 12. FOR AUTOMATIC INSERTION, ANY RAISED IRREGULARITY ON THE TOP SURFACE (STEP, MESA, ETC.) SHALL BE SYMMETRICAL ABOUT THE LATERAL AND LONGITUDINAL PACKAGE CENTERLINES.

PACKAGE NUMBER: ZZ006	REV.: E
JEDEC NUMBER: MS-001-BA	