

OPA648

ULTRA-WIDEBAND CURRENT FEEDBACK OPERATIONAL AMPLIFIER

FEATURES


- **WIDE BANDWIDTH:** 1GHz
- **LOW DIFFERENTIAL GAIN/PHASE ERRORS:** 0.02%/0.02°
- **GAIN FLATNESS:** 0.1dB to 100MHz
- **FAST SLEW RATE:** 1200V/ μ s
- **CLEAN PULSE RESPONSE**
- **UNITY GAIN STABLE**

APPLICATIONS

- **HIGH-SPEED SIGNAL PROCESSING**
- **HIGH-RESOLUTION CRT PREAMP**
- **HIGH-RESOLUTION VIDEO**
- **PULSE AMPLIFICATION**
- **IF SIGNAL PROCESSING**
- **DAC I/V CONVERSION**
- **ADC BUFFER**

DESCRIPTION

The OPA648 is an ultra high bandwidth current feedback operational amplifier. The current feedback architecture also allows for a very high slew rate, which gives excellent large signal bandwidth, even at high gains. The high slew rate and well-behaved pulse response allow for superior large signal amplification in a variety of RF, video and other signal processing applications. Fabricated on an advanced complementary bipolar process, the OPA648 offers exceptional performance in monolithic form.



SPECIFICATIONS

ELECTRICAL

$T_A = +25^\circ\text{C}$, $V_S = \pm 5\text{V}$, $R_L = 100\Omega$, $C_L = 2\text{pF}$, and $R_{FB} = 243\Omega$ unless otherwise noted.

PARAMETER	CONDITIONS	OPA648H, P, U			UNITS
		MIN	TYP	MAX	
FREQUENCY RESPONSE					
Small Signal Bandwidth ⁽¹⁾	G = +1		1.0		GHz
	G = +2		600		MHz
Slew Rate ⁽²⁾	G = +2, 1V Step		1200		V/ μs
Settling Time					
0.01%	G = +2, 1V Step		20		ns
0.1%	G = +2, 1V Step		9		ns
1%	G = +2, 1V Step		3		ns
Spurious Free Dynamic Range	G = +2, f = 5.0MHz, $V_O = 2\text{Vp-p}$		60		dBc
	G = +2, f = 20.0MHz, $V_O = 2\text{Vp-p}$		51		dBc
Differential Gain, G = +2	3.58MHz, $V_O = 1.4\text{Vp-p}$, $R_L = 150\Omega$		0.02		%
Differential Phase, G = +2	3.58MHz, $V_O = 1.4\text{Vp-p}$, $R_L = 150\Omega$		0.02		degrees
Gain Flatness	DC to 100MHz		0.1		dB
OFFSET VOLTAGE					
Input Offset Voltage			± 2	± 6	mV
Average Drift			± 10		$\mu\text{V}/^\circ\text{C}$
Power Supply Rejection Ratio	$V_S = \pm 4.5$ to $\pm 5.5\text{V}$	45	58		dB
INPUT BIAS CURRENT					
Non-Inverting			± 12	± 65	μA
Over Specified Temperature			± 30	± 95	μA
Inverting			± 20	± 65	μA
Over Specified Temperature			± 50	± 95	μA
NOISE					
Input Voltage Noise					
Noise Density, f = 100Hz			10.4		$\text{nV}/\sqrt{\text{Hz}}$
f = 1kHz			2.3		$\text{nV}/\sqrt{\text{Hz}}$
f = 10kHz			2.3		$\text{nV}/\sqrt{\text{Hz}}$
f = 1MHz			2.3		$\text{nV}/\sqrt{\text{Hz}}$
Voltage Noise, BW = 10Hz to 200MHz			32.5		μVrms
Input Bias Current Noise					
Current Noise Density, f = 0.1Hz to 20kHz			15		$\text{pA}/\sqrt{\text{Hz}}$
INPUT VOLTAGE RANGE					
Common-Mode Input Range	$V_{CM} = \pm 0.5\text{V}$	± 2	± 2.25		V
Common-Mode Rejection		35	55		dB
INPUT IMPEDANCE					
Non-inverting			22 0.75		$\text{k}\Omega$ pF
Inverting			20		Ω
OPEN-LOOP TRANSIMPEDANCE					
Open-Loop Transimpedance	$V_O = \pm 2\text{V}$, $R_L = 1\text{k}\Omega$	100	165		$\text{k}\Omega$
OUTPUT					
Current Output		33	45		mA
Over Specified Temperature		25	40		mA
Voltage Output	No Load				
Over Specified Temperature		± 2.75	± 3.0		V
Voltage Output	$R_L = 150\Omega$	± 2.2	± 2.5		V
Over Specified Temperature		± 2.0	± 2.3		V
Short-Circuit Current			75		mA
Output Resistance	1MHz, G = +2V/V		0.08		Ω
POWER SUPPLY					
Specified Operating Voltage	T_{MIN} to T_{MAX}		± 5		V
Operating Voltage Range	T_{MIN} to T_{MAX}	± 4.5		± 5.5	V
Quiescent Current			± 13	± 20	mA
Over Specified Temperature			± 15	± 23	mA
TEMPERATURE RANGE					
Specification	Ambient	-40		+85	$^\circ\text{C}$
Storage	Ambient	-55		+150	$^\circ\text{C}$
Thermal Resistance, θ_{JA}					
P			120		$^\circ\text{C}/\text{W}$
U			170		$^\circ\text{C}/\text{W}$
H			120		$^\circ\text{C}/\text{W}$

NOTES: (1) Bandwidth can be degraded by a non-optimal PC board layout. Refer to the DEM-OPA64X datasheet for layout recommendations. (2) Slew rate is the rate of change from 10% to 90% of the output voltage step.

ABSOLUTE MAXIMUM RATINGS

Supply	±5.5VDC
Internal Power Dissipation ⁽¹⁾	See Thermal Considerations
Differential Input Voltage	Total V_S
Input Voltage Range	± V_S
Storage Temperature Range: H	-65°C to +150°C
P	-40°C to +125°C
Lead Temperature (soldering, 10s)	+300°C
(soldering, SO-8 3s)	+260°C
Junction Temperature (T_J)	+175°C

NOTE: (1) Packages must be derated based on specified θ_{JA} . Maximum T_J must be observed.

PACKAGE INFORMATION


MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
OPA648H	8-Pin Ceramic Sidebrazed DIP	157
OPA648P	8-Pin Plastic Single-Wide DIP	006
OPA648U	8-Pin Surface Mount	182

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ORDERING INFORMATION

MODEL	PACKAGE	TEMPERATURE RANGE
OPA648H	8-Pin Ceramic Sidebrazed DIP	-40°C to +85°C
OPA648P	8-Pin Plastic Single-Wide DIP	-40°C to +85°C
OPA648U	8-Pin Surface Mount	-40°C to +85°C

PIN CONFIGURATION (All Packages)



ELECTROSTATIC DISCHARGE SENSITIVITY







Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.







TYPICAL PERFORMANCE CURVES

$T_A = +25^\circ\text{C}$, $V_S = \pm 5\text{V}$, $R_L = 100\Omega$, $C_L = 2\text{pF}$, and $R_{FB} = 243\Omega$ unless otherwise noted.









TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^\circ\text{C}$, $V_S = \pm 5\text{V}$, $R_L = 100\Omega$, $C_L = 2\text{pF}$, and $R_{FB} = 243\Omega$ unless otherwise noted.





TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^\circ\text{C}$, $V_S = \pm 5\text{V}$, $R_L = 100\Omega$, $C_L = 2\text{pF}$, and $R_{FB} = 243\Omega$ unless otherwise noted.



TYPICAL PERFORMANCE CURVES (CONT)

T_A = +25°C, V_S = ±5V, R_L = 100Ω, C_L = 2pF, and R_{FB} = 243Ω unless otherwise noted.



APPLICATIONS INFORMATION

THEORY OF OPERATION

This current feedback architecture offers the following important advantages over voltage feedback architectures: (1) the high slew rate allows the large signal performance to approach the small signal performance, and: (2) there is less bandwidth degradation at higher gain settings.

DC GAIN TRANSFER CHARACTERISTICS

The circuit in Figure 1 shows the equivalent circuit for calculating the DC gain. When operating the device in the inverting mode, the input signal error current (I_E) is amplified by the open-loop transimpedance gain (T_O). The output signal generated is equal to T_O X I_E. Negative feedback is applied through R_{FB} such that the device operates at a gain equal to -R_{FB}/R_{FF}.




FIGURE 1. Equivalent Circuit.

For non-inverting operation, the input signal is applied to the non-inverting (high impedance buffer) input. The output (buffer) error current (I_E) is generated at the low impedance inverting input. The signal generated at the output is fed back to the inverting input such that the overall gain is (1 + R_{FB}/R_{FF}).

Where a voltage-feedback amplifier has two symmetrical high impedance inputs, a current feedback amplifier has a low inverting (buffer output) impedance and a high non-inverting (buffer input) impedance.

The closed-loop gain for the OPA648 can be calculated using the following equations:

$$\text{Inverting Gain} = \frac{-\left(\frac{R_{FB}}{R_{FF}}\right)}{1 + \frac{1}{\text{Loop Gain}}} \quad (1)$$

$$\text{Non-Inverting Gain} = \frac{\left[1 + \frac{R_{FB}}{R_{FF}}\right]}{1 + \frac{1}{\text{Loop Gain}}} \quad (2)$$

$$\text{where Loop Gain} = \left[\frac{T_O}{R_{FB} + R_S \left(1 + \frac{R_{FB}}{R_{FF}}\right)} \right]$$

At higher gains the small value inverting input impedance causes an apparent loss in bandwidth. This can be seen from the equation:

$$f_{\text{ACTUAL}} \text{ BW} = \frac{f_{\text{IDEAL}} \text{ BW}}{\left[1 + \left(\frac{R_S}{R_{FB}}\right) \times \left(1 + \frac{R_{FB}}{R_{FF}}\right)\right]} \quad (3)$$

This loss in bandwidth at high gains can be corrected without affecting stability by lowering the value of the feedback resistor from the specified value of 243Ω.

OFFSET VOLTAGE AND NOISE

The output offset is the algebraic sum of the input voltage and current sources that influence DC operation. The output offset is calculated by the following equation:

$$\text{Output Offset Voltage} = \pm I_{bN} \times R_N (1 + R_{FB}/R_G) \pm V_{IO} (4) \\ (1 + R_{FB}/R_G) \pm I_{bI} \times R_{FB}$$

If all terms are divided by the gain $(1 + R_F/R_G)$, it can be observed that input referred offsets improve as gain increases.

The effective noise at the output of the amplifier can be determined by taking the root sum of the squares of equation 4 and applying the spectral noise values found in the Typical Performance Curve—graph section. This applies to noise from the op amp only. Note that both the noise figure and equivalent input offset voltages improve as the closed-loop gain increases (by keeping R_F fixed and reducing R_I with $R_N = 0\Omega$).




FIGURE 2. Output Offset Voltage Equivalent Circuit.

WIRING PRECAUTIONS

Maximizing the OPA648's capability requires some wiring precautions and high-frequency layout techniques. Oscillation, ringing, poor bandwidth and settling, gain peaking, and instability are typical problems plaguing all high-speed amplifiers when they are improperly used. In general, all printed circuit board conductors should be wide to provide low resistance, low impedance signal paths. They should also be as short as possible. The entire physical circuit should be as small as practical. Stray capacitances should be minimized, especially at high impedance nodes, such as the amplifier's input terminals. Stray signal coupling from the output or power supplies to the inputs should be minimized. All circuit element leads should be no longer than 1/4 inch (6mm) to minimize lead inductance, and low values of resistance should be used. This will minimize time constants formed with the circuit capacitances and will eliminate stray, parasitic circuits.

Grounding is the most important application consideration for the OPA648, as it is with all high-frequency circuits. Oscillations at high frequencies can easily occur if good

grounding techniques are not used. A heavy ground plane (1oz. copper recommended) should connect all unused areas on the component side. Good ground planes can reduce stray signal pickup, provide a low resistance, low inductance common return path for signal and power, and can conduct heat from active circuit package pins into ambient air by convection.

Supply bypassing is extremely critical and must *always* be used, especially when driving high current loads. Both power supply leads should be bypassed to ground as close as possible to the amplifier pins. Tantalum capacitors (2.2μF) with very short leads are recommended. A parallel 0.1μF ceramic must also be added. Surface-mount bypass capacitors will produce excellent results due to their low lead inductance. Additionally, suppression filters can be used to isolate noisy supply lines. Properly bypassed and modulation-free power supply lines allow full amplifier output and optimum settling time performance.

Points to Remember

- 1) Making use of all four power supply pins will lower the effective power supply inductance seen by the input and output stages. This will improve the AC performance including lower distortion. The lowest distortion is achieved when running separated traces to V_{S1} and V_{S2} . Power supply bypassing with 0.01μF and 2.2μF surface mount capacitors is recommended. It is essential to keep the 0.1μF capacitor very close to the power supply pins. Refer to the demonstration board figure in the DEM-OPA64X datasheet for the recommended layout and component placements.
- 2) Whenever possible, use surface mount. Don't use point-to-point wiring as the increase in wiring inductance will be detrimental to AC performance. However, if it must be used, very short, direct signal paths are required. The input signal ground return, the load ground return, and the power supply common should all be connected to the same physical point to eliminate ground loops, which can cause unwanted feedback.
- 3) Surface mount on the backside of the PC Board. Good component selection is essential. Capacitors used in critical locations should be a low inductance type with a high quality dielectric material. Likewise, diodes used in critical locations should be Schottky barrier types, such as HP5082-2835 for fast recovery and minimum charge storage. Ordinary diodes will not be suitable in RF circuits.
- 4) Whenever possible, solder the OPA648 directly into the PC board without using a socket. Sockets add parasitic capacitance and inductance, which can seriously degrade AC performance or produce oscillations.
- 5) Use a small feedback resistor (usually 243Ω) in unity-gain voltage follower applications for the best performance. For gain configurations, resistors used in feedback networks should have values of a few hundred ohms for best performance. Shunt capacitance problems limit the acceptable resistance range to about 1kΩ on the high end and to a value that is within the amplifier's output drive limits on the low end. Metal film and carbon resistors will be satisfactory, but wirewound resistors (even "non-inductive" types) are abso-

lately *unacceptable* in high-frequency circuits. Feedback resistors should be placed directly between the output and the inverting input on the backside of the PC board. This placement allows for the shortest feedback path and the highest bandwidth. A longer feedback path than this will decrease the realized bandwidth substantially. Refer to the demonstration board layout at the end of the datasheet.

6) Surface-mount components (chip resistors, capacitors, etc.) have low lead inductance and are therefore strongly recommended. Circuits using all surface-mount components with the OPA648U (SO-8 package) will offer the best AC performance. The parasitic package impedance for the SO-8 is lower than the both the 8-pin Ceramic and 8-pin Plastic DIP.

7) Avoid overloading the output. Remember that output current must be provided by the amplifier to drive its own feedback network as well as to drive its load. Lowest distortion is achieved with high impedance loads.

8) Don't forget that these amplifiers use $\pm 5V$ supplies. Although they will operate perfectly well with $+5V$ and $-5.2V$, use of $\pm 15V$ supplies will destroy the part.

9) Standard commercial test equipment has not been designed to test devices in the OPA648's speed range. Bench-top op amp testers and ATE systems will require a special test head to successfully test these amplifiers.

10) Terminate transmission line loads. Unterminated lines, such as coaxial cable, can appear to the amplifier to be a capacitive or inductive load. By terminating a transmission line with its characteristic impedance, the amplifier's load then appears purely resistive.

11) Plug-in prototype boards and wire-wrap boards will not be satisfactory. A clean layout using RF techniques is essential; there are no shortcuts.

INPUT PROTECTION

Static damage has been well recognized for MOSFET devices, but any semiconductor device deserves protection from this potentially damaging source. The OPA648 incorporates on-chip ESD protection diodes as shown in Figure 3. This eliminates the need for the user to add external protection diodes, which can add capacitance and degrade AC performance.




FIGURE 3. Internal ESD Protection.

All pins on the OPA648 are internally protected from ESD by means of a pair of back-to-back reverse-biased diodes to either power supply as shown. These diodes will begin to conduct when the input voltage exceeds either power supply

by about 0.7V. This situation can occur with loss of the amplifier's power supplies while a signal source is still present. The diodes can typically withstand a continuous current of 30mA without destruction. To insure long term reliability, however, diode current should be externally limited to 10mA or so whenever possible.

The OPA648 utilizes a fine geometry high speed process that withstands 500V using the Human Body Model and 100V using the machine model. However, static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers, this may cause a noticeable degradation of offset voltage and drift. Therefore, static protection is strongly recommended when handling the OPA648.

OUTPUT DRIVE CAPABILITY

The OPA648 has been optimized to drive 75 Ω and 100 Ω resistive loads. This high-output drive capability makes the OPA648 an ideal choice for a wide range of RF, IF, and video applications. In many cases, additional buffer amplifiers are unneeded.

Many demanding high-speed applications such as ADC/DAC buffers require op amps with low wideband output impedance. For example, low output impedance is essential when driving the signal-dependent capacitances at the inputs of flash A/D converters. As shown in Figure 4, the OPA648 maintains very low closed-loop output impedance over frequency. Closed-loop output impedance increases with frequency since loop gain is decreasing with frequency.




FIGURE 4. Output Resistance vs Frequency.

THERMAL CONSIDERATIONS

The OPA648 does not require a heat sink for operation in most environments. At extreme temperatures and under full load conditions a heat sink may be necessary.

The internal power dissipation is given by the equation $P_D = P_{DQ} + P_{DL}$, where P_{DQ} is the quiescent power dissipation and P_{DL} is the power dissipation in the output stage due to the load. (For $\pm V_S = \pm 5V$, $P_{DQ} = 10V \times 23mA = 230mW$,

max). For the case where the amplifier is driving a grounded load (R_L) with a DC voltage ($\pm V_{OUT}$), the maximum value of P_{DL} occurs at $\pm V_{OUT} = \pm V_S/2$, and is equal to $P_{DL, max} = (\pm V_S)^2 / 4R_L$. Note that it is the voltage across the output transistor, and not the load, that determines the power dissipated in the output stage.

The short-circuit condition represents the maximum amount of internal power dissipation that can be generated. The variation of output current with temperature is shown in the Typical Performance Curves.

CAPACITIVE LOADS

The OPA648's output stage has been optimized to drive low resistive loads. Capacitive loads, however, will decrease the amplifier's phase margin which may cause high frequency peaking or oscillations. Capacitive loads greater than 5pF should be buffered by connecting a small resistance, usually 5Ω to 40Ω, in series with the output as shown in Figure 5. This is particularly important when driving high capacitance loads such as flash A/D converters.




FIGURE 5. Driving Capacitive Loads.

In general, capacitive loads should be minimized for optimum high frequency performance. Coax lines can be driven if the cable is properly terminated. The capacitance of coax cable (29pF/foot for RG-58) will not load the amplifier when the coaxial cable or transmission line is terminated in its characteristic impedance.

COMPENSATION

The OPA648 is internally compensated and is stable in unity gain with a phase margin of approximately 68°. (Note that, from a stability standpoint, an inverting gain of -1V/V is equivalent to a noise gain of 2.) Gain and phase response for other gains are shown in the Typical Performance Curves.

The high-frequency response of the OPA648 in a good layout is very flat with frequency.

DISTORTION

The OPA648's harmonic distortion characteristics into a 100Ω load are shown vs frequency and power output in the Typical Performance Curves. Distortion can be further improved by increasing the load resistance as illustrated in

Figure 6. Remember to include the contribution of the feedback resistance when calculating the effective load resistance seen by the amplifier.




FIGURE 6. 5MHz Harmonic Distortion vs Load Resistance.

DIFFERENTIAL GAIN AND PHASE

Differential Gain (DG) and Differential Phase (DP) are among the more important specifications for video applications. DG is defined as the percent change in closed-loop gain over a specified change in output voltage level. DP is defined as the change in degrees of the closed-loop phase over the same output voltage change. Both DG and DP are specified at the NTSC sub-carrier frequency of 3.58MHz and the PAL subcarrier of 4.43MHz. All NTSC measurements were performed using a Tektronix model VM700A Video Measurement Set.

DG and DP of the OPA648 were measured with the amplifier in a gain of +2V/V with 75Ω input impedance and the output back-terminated in 75Ω. The input signal selected from the generator was a 0V to 1.4V modulated ramp with sync pulse. With these conditions the test circuit shown in Figure 7 delivered a 100IRE modulated ramp to the 75Ω input of the video analyzer. The signal averaging feature of the analyzer was used to establish a reference against which the performance of the amplifier was measured. Signal averaging was also used to measure the DG and DP of the test signal in order to




FIGURE 7. Configuration for Testing Differential Gain/Phase.

eliminate the generator's contribution to measured amplifier performance. Typical performance of the OPA648 is 0.02% differential gain and 0.02° differential phase to both NTSC and PAL standards.

NOISE FIGURE

For RF applications, Noise Figure (NF) is often the preferred noise specification instead of Noise Spectral Density since it allows system noise performance to be more easily calculated. The OPA648's Noise Figure vs Source Resistance is shown in Figure 8.




FIGURE 8. Noise Figure vs Source Resistance.

SPICE MODELS

Computer simulation using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. SPICE Macromodels using PSpice are available for the OPA648. Contact Burr-Brown applications departments to receive a SPICE Diskette.

DEMONSTRATION BOARDS

Demonstration boards to speed prototyping are available. Refer to the DEM-OPA64X (LI-445) data sheet for details.

APPLICATIONS





FIGURE 9. Low Distortion Video Amplifier.

PACKAGE DRAWINGS

Package Number 182 - 8-Lead 80-8 Surface Mount




DIM	INCHES		MILLIMETERS		DIM	INCHES		MILLIMETERS	
	MIN.	MAX.	MIN.	MAX.		MIN.	MAX.	MIN.	MAX.
A	.054	.068	1.37	1.73	1	0	0	0	0
A1	.004	.009	0.10	0.23	2	0	0	0	0
B	.014	.019	0.36	0.48	3	0	0	0	0
C	.180	.195	4.57	4.98	4	0	0	0	0
D	.150	.157	3.81	3.99	5	0	0	0	0
E	.050	BASIC	1.27	BASIC	6	0	0	0	0
H	.229	.244	5.82	6.20	7	0	0	0	0
L	.010	.019	0.25	0.48	8	0	0	0	0
L	.016	.050	0.41	1.27	9	0	0	0	0
N	0	0	0	0	10	0	0	0	0
α	0°	0°	0°	0°	11	0	0	0	0

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5-1982.
 2. "D" AND "E" DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
 3. LEAD CHAMFER SHALL NOT EXCEED .15mm (.006 in.).
 4. "L" IS THE LENGTH OF THE TERMINAL FOR SOLDERING TO A SUBSTRATE.
 5. "N" IS THE NUMBER OF TERMINAL POSITIONS.
 6. LEAD TO LEAD COPLANARITY SHALL BE LESS THAN .004 INCHES FROM SEATING PLANE.
 7. THE CHAMFER ON THE BODY IS OPTIONAL IF IT IS NOT PRESENT. A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE CROSS-HATCHED AREA.

PACKAGE NUMBER: 27182 REV.: F
 JEDEC NUMBER: MS-012


Package Number 006 - 8-Pin Plastic, Single-Wide DP



DIM	INCHES		MILLIMETERS		DIM	INCHES		MILLIMETERS	
	MIN.	MAX.	MIN.	MAX.		MIN.	MAX.	MIN.	MAX.
A	.210	.210	5.33	5.33	1	0	0	0	0
A1	.015	.035	0.38	0.89	2	0	0	0	0
B	.045	.070	1.14	1.78	3	0	0	0	0
B1	.008	.015	0.20	0.38	4	0	0	0	0
C	.348	.430	8.84	10.92	5	0	0	0	0
D	.005	.005	0.13	0.13	6	0	0	0	0
E	.300	.325	7.62	8.28	7	0	0	0	0
E1	.240	.280	6.10	7.11	8	0	0	0	0
e	.100	BASIC	2.54	BASIC	9	0	0	0	0
α	0°	0°	0°	0°	10	0	0	0	0
L	.115	.160	2.92	4.08	11	0	0	0	0

NOTES:
 1. CONTROLLING DIMENSIONS IN INCH, ENGLISH AND METRIC DIMENSIONS IN MILLIMETERS.
 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982.
 3. LEADS WITH PROTRUSIONS SHALL BE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
 4. D AND E1 DIMENSIONS FOR PLASTIC PACKAGES DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. DIMENSIONS SHALL NOT EXCEED .010 INCH (0.25mm).
 5. E AND eA MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
 6. eB AND eC ARE MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED. eC MUST BE MEASURED TO THE MAXIMUM NUMBER OF TERMINAL POSITIONS.
 7. N IS THE MAXIMUM NUMBER OF CORNER LEADS (1, 4, 5, AND 8) MAY BE CONFIGURED AS SHOWN IN FIGURE 2.
 8. FOR AUTOMATIC INSERTION, ANY RAISED IRREGULARITY ON THE TOP SURFACE (STEP, MESA, ETC.) SHALL BE WITHIN .010 INCH (0.25mm) OF THE PACKAGE CENTERLINES.
 9. PACKAGE NUMBER: 27006
 JEDEC NUMBER: MS-001

Package Number 187 - 8-Pin Ceramic, Side-Brace DP



DIM	INCHES		MILLIMETERS		DIM	INCHES		MILLIMETERS	
	MIN.	MAX.	MIN.	MAX.		MIN.	MAX.	MIN.	MAX.
A	.105	.175	2.67	4.45	1	0	0	0	0
A1	.025	.055	0.64	1.40	2	0	0	0	0
B	.015	.021	0.38	0.53	3	0	0	0	0
B1	.038	.060	0.97	1.52	4	0	0	0	0
C	.008	.012	0.20	0.30	5	0	0	0	0
D	.280	.325	7.11	8.26	6	0	0	0	0
E	.280	.310	7.11	7.87	7	0	0	0	0
E1	.280	.310	7.11	7.87	8	0	0	0	0
eA	.300	TYP.	7.62	TYP.	9	0	0	0	0
eB	.125	.175	3.18	4.45	10	0	0	0	0
N	.010	.010	0.25	0.25	11	0	0	0	0
α	.350	.120	8.76	3.05	12	0	0	0	0

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5-1973.
 2. LEADS WITHIN .13mm (.005 INCH) OF THE SEATING PLANE SHALL BE WITH MAXIMUM MATERIAL CONDITION.
 3. APPLIES TO SPREAD LEADS PRIOR TO INSTALLATION.
 4. N IS THE NUMBER OF TERMINAL POSITIONS.
 5. OUTLINES ON WHICH THE SEATING PLANE IS COINCIDENT WITH THE LEAD STANDOFFS ARE NOT VALID. LEAD STANDOFFS ARE NOT VALID ALONG ANY PART OF THE LEAD ABOVE THE SEATING BASE PLANE. OF PACKAGE MATERIALS.
 6. E1 DOES NOT INCLUDE PARTICLES OF PACKAGE MATERIALS.
 7. CONTROLLING DIMENSION: INCH.

PACKAGE NUMBER: 27157 REV.: B
 JEDEC NUMBER: MO-036