

OPA642

Wideband Low Distortion OPERATIONAL AMPLIFIER

FEATURES

- LOW DISTORTION: -95dBc at 5MHz
- UNITY-GAIN BANDWIDTH: 450MHz
- UNITY-GAIN STABLE
- HIGH OPEN LOOP GAIN: 95dB
- HIGH COMMON MODE REJECTION: 90dB
- FAST 12-BIT SETTLING: 13ns (0.01%)
- LOW NOISE: $2.3\text{nV}/\sqrt{\text{Hz}}$
- HIGH OUTPUT CURRENT: $\pm 60\text{mA}$
- VERY LOW DIFF GAIN/PHASE ERROR:
 $0.007\%/0.008^\circ$

APPLICATIONS


- ADC/DAC GAIN AMPLIFIER
- LOW DISTORTION COMMUNICATIONS
- HIGH RESOLUTION IMAGING
- MEDICAL IMAGING
- LOW NOISE PREAMPLIFIER
- HIGH CMR DIFFERENCE AMPLIFIER
- VIDEO AMPLIFICATION
- TEST INSTRUMENTATION
- AUDIO AMPLIFICATION

DESCRIPTION

The OPA642 is a voltage feedback operational amplifier featuring an unusual combination of high open loop gain and high bandwidth. The high open loop gain allows for minimal DC errors. The extra open loop gain at high bandwidths gives exceptionally low harmonic distortion. This makes the OPA642 compatible with high resolution and high dynamic range systems. It also offers fast settling time, low differential gain and phase error, and high output current drive capability.

The OPA642 is internally compensated for unity-gain stability. This amplifier has a fully symmetrical differential input due to its "classical" operational amplifier circuit architecture. This allows the OPA642 to be used in all op amp applications requiring high speed and precision.

Low distortion, low noise and high bandwidth make this amplifier suitable for a variety of RF, video, imaging and audio applications.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706
Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL

$T_A = +25^\circ\text{C}$, $V_S = \pm 5\text{V}$, $R_L = 100\Omega$, $C_L = 2\text{pF}$, $R_{FB} = 402\Omega$ and all four power supply pins are used unless otherwise noted. $R_{FB} = 25\Omega$ for a gain of +1.

PARAMETER	CONDITIONS	OPA642H, P, U			OPA642HSQ, PB, UB			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
OFFSET VOLTAGE								
Input Offset Voltage			± 1.5	± 4		± 0.5	± 1.0	mV
Average Drift			4			2		$\mu\text{V}/^\circ\text{C}$
HSQ Grade Over Temperature						± 2.0	± 4.0	mV
Power Supply Rejection	$V_S = \pm 4.5$ to $\pm 5.5\text{V}$	65	85		73	95		dB
INPUT BIAS CURRENT								
Input Bias Current	$V_{CM} = 0\text{V}$		25	45		*	*	μA
Over Specified Temperature				70		*	*	μA
HSQ Grade Over Temperature							80	μA
Input Offset Current	$V_{CM} = 0\text{V}$		0.1	2.0		*	*	μA
Over Specified Temperature			0.5	3.0		*	*	μA
HSQ Grade Over Temperature						1.0	5.0	μA
NOISE								
Input Voltage Noise								
Noise Density: $f = 100\text{Hz}$			8.6			*		$\text{nV}/\sqrt{\text{Hz}}$
$f = 10\text{kHz}$			2.5			*		$\text{nV}/\sqrt{\text{Hz}}$
$f = 1\text{MHz}$			2.3			*		$\text{nV}/\sqrt{\text{Hz}}$
$f_B = 1\text{MHz}$ to 100MHz			2.3			*		$\text{nV}/\sqrt{\text{Hz}}$
Voltage Noise, $\text{BW} = 100\text{Hz}$ to 100MHz			23			*		μVrms
Input Bias Current Noise Density								
$f = 0.1\text{MHz}$ to 100MHz			2.2			*		$\text{pA}/\sqrt{\text{Hz}}$
Noise Figure								
$R_S = 1\text{k}\Omega$			2.2			*		dB
$R_S = 50\Omega$			9.5			*		dB
INPUT VOLTAGE RANGE								
Common-Mode Input Range		± 2.75	± 3.0		*	*		V
Over Temperature		± 2.5	± 2.75		*	*		V
Common-Mode Rejection	$V_{CM} = \pm 0.5\text{V}$	65	85		80	92		dB
INPUT IMPEDANCE								
Differential			$15 \parallel 1$			*		$\text{k}\Omega \parallel \text{pF}$
Common-Mode			$1.3 \parallel 1$			*		$\text{M}\Omega \parallel \text{pF}$
OPEN-LOOP GAIN								
Open-Loop Voltage Gain	$V_O = \pm 2\text{V}$, $R_L = 100\Omega$	80	95		85	98		dB
Over Specified Temperature		80	90		*	*		dB
FREQUENCY RESPONSE								
Closed Loop Response	All Four Supply Pins Used							
Gain = +1V/V			450			*		MHz
Gain = +2V/V			150			*		MHz
Gain = +5V/V			45			*		MHz
Gain = +10V/V			21			*		MHz
Slew Rate ⁽¹⁾								
At Minimum Specified Temperature						*		$\text{V}/\mu\text{s}$
G = +1, 2V Step			380			*		$\text{V}/\mu\text{s}$
G = +1, 2V Step			340			*		$\text{V}/\mu\text{s}$
G = +1, 1V Step			20			*		ns
0.01%			13			*		ns
0.1%			11.5			*		ns
1%			3.5			*		ns
Spurious Free Dynamic Range	G = +1, 1V Step		92		80	95		dBc
	$V_O = 2\text{Vp-p}$, $R_L = 100\Omega$							
Differ. Gain Error at 3.58MHz, G = +2V/V	$V_O = 0\text{V}$ to 1.4V , $R_L = 150\Omega$		0.007			*		%
Differ. Phase Error at 3.58MHz, G = +2V/V	$V_O = 0\text{V}$ to 1.4V , $R_L = 150\Omega$		0.008			*		degrees
OUTPUT								
Current Output, +25°C		± 40	± 60		± 50	± 65		mA
Over Specified Temperature		± 35	± 55		± 40	± 60		mA
Voltage Output	No Load							
Over Specified Temperature		± 3.0	± 3.5		*	*		V
Voltage Output	$R_L = 100\Omega$							
Over Specified Temperature		± 2.5	± 2.75		*	*		V
Short Circuit Current			75			*		mA
Output Resistance	0.1MHz, G = +1V/V		0.04			*		Ω

SPECIFICATIONS (CONT)

ELECTRICAL

$T_A = +25^\circ\text{C}$, $V_S = \pm 5\text{V}$, $R_L = 100\Omega$, $C_L = 2\text{pF}$, $R_{FB} = 402\Omega$ and all four power supply pins are used unless otherwise noted. $R_{FB} = 25\Omega$ for a gain of +1.

PARAMETER	CONDITIONS	OPA642H, P, U			OPA642HSQ, PB, UB			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
POWER SUPPLY								
Specified Operating Voltage	T_{MIN} to T_{MAX}		± 5		*	*	*	V
Operating Voltage Range	T_{MIN} to T_{MAX}	± 4.5		± 5.5	*	*	*	V
Quiescent Current	T_{MIN} to T_{MAX}		± 22	± 29				mA
TEMPERATURE RANGE								
Specification: H, P, U HSQ	Ambient	-40		+85	*		*	$^\circ\text{C}$
Storage	Ambient	-55		+150	-55		+125	$^\circ\text{C}$
Thermal Resistance	Ambient	-55		+150	-55		+150	$^\circ\text{C/W}$
	θ_{JA} , Junction-to-Ambient							$^\circ\text{C/W}$
P			100			*		$^\circ\text{C/W}$
U			125			*		$^\circ\text{C/W}$
H			100			*		$^\circ\text{C/W}$

NOTES: (1) Slew rate is rate of change from 10% to 90% of output voltage step.

ORDERING INFORMATION

Basic Model Number	OPA642	()	()	(Q)
Package Code				
H = 8-pin Sidebraze DIP				
P = 8-pin Plastic DIP				
U = 8-pin Plastic SOIC				
Performance Grade Code				
S = -55°C to $+125^\circ\text{C}$				
B ⁽¹⁾ or No Letter = -40°C to $+85^\circ\text{C}$				
Reliability Screening				
Q = Q-Screened (HSQ Model Only)				


NOTE: (1) The "B" Grade of the SOIC package will be marked with a "B" by Pin 8. Refer to the mechanical section for the location.

ABSOLUTE MAXIMUM RATINGS

Supply	$\pm 5.5\text{VDC}$
Internal Power Dissipation ⁽¹⁾	See Applications Information
Differential Input Voltage	Total V_{CC}
Input Voltage Range	See Applications Information
Storage Temperature Range: H, HSQ	-65°C to $+150^\circ\text{C}$
P, PB, U, UB	-40°C to $+125^\circ\text{C}$
Lead Temperature (soldering, 10s)	$+300^\circ\text{C}$
(soldering, SOIC 3s)	$+260^\circ\text{C}$
Junction Temperature (T_J)	$+175^\circ\text{C}$

NOTE: (1) Packages must be derated based on specified θ_{JA} . Maximum T_J must be observed.

PIN CONFIGURATION



PACKAGE INFORMATION

MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
OPA642H, HSQ	8-Pin Sidebraze DIP	157
OPA642P, PB	8-Pin DIP	006
OPA642U, UB	8-Pin SOIC	182

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ELECTROSTATIC DISCHARGE SENSITIVITY







Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.







TYPICAL PERFORMANCE CURVES

$T_A = +25^\circ\text{C}$, $V_S = \pm 5\text{V}$, $R_L = 100\Omega$, $C_L = 2\text{pF}$, $R_{FB} = 402\Omega$ and all four power supply pins are used unless otherwise noted. $R_{FB} = 25\Omega$ for a gain of +1.





TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^\circ\text{C}$, $V_S = \pm 5\text{V}$, $R_L = 100\Omega$, $C_L = 2\text{pF}$, $R_{FB} = 402\Omega$ and all four power supply pins are used unless otherwise noted. $R_{FB} = 25\Omega$ for a gain of +1.







TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^\circ\text{C}$, $V_S = \pm 5\text{V}$, $R_L = 100\Omega$, $C_L = 2\text{pF}$, $R_{FB} = 402\Omega$ and all four power supply pins are used unless otherwise noted. $R_{FB} = 25\Omega$ for a gain of +1.




NOTE: The Dashed Line Represents THD + N
The Actual Harmonics will be Lower.




TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^\circ\text{C}$, $V_S = \pm 5\text{V}$, $R_L = 100\Omega$, $C_L = 2\text{pF}$, $R_{FB} = 402\Omega$ and all four power supply pins are used unless otherwise noted. $R_{FB} = 25\Omega$ for a gain of +1.




5MHz HARMONIC DISTORTION vs OUTPUT SWING
($G = +1$, $R_L = 100\Omega$)



10MHz HARMONIC DISTORTION vs OUTPUT SWING
($G = +1$, $R_L = 100\Omega$)



THD + N vs FREQUENCY
($V_A = 2\text{Vp-p}$)



APPLICATIONS INFORMATION

DISCUSSION OF PERFORMANCE

The OPA642 provides a level of speed and precision not previously attainable in monolithic form. Unlike current feedback amplifiers, the OPA642's design uses a "Classical" operational amplifier architecture and can therefore be used in all traditional operational amplifier applications. While it is true that current feedback amplifiers can provide wider bandwidth at higher gains, they offer some disadvantages. The asymmetrical input characteristics of current feedback amplifiers (i.e. one input is a low impedance) prevents them from being used in a variety of applications. In addition, unbalanced inputs make input bias current errors difficult to correct. Cancelling offset errors due to input bias currents through matching of inverting and non-inverting input resistors is impossible because the input bias currents are uncorrelated. Current noise is also asymmetrical and is usually significantly higher on the inverting input. Perhaps most important, settling time to 0.01% is often extremely poor due to internal design tradeoffs. Many current feedback designs exhibit settling times to 0.01% in excess of 10 *microseconds* even though 0.1% settling times are reasonable. Such amplifiers are completely inadequate for fast settling 12-bit applications.

The OPA642's "Classical" operational amplifier architecture employs true differential and fully symmetrical inputs to eliminate these troublesome problems. All traditional circuit configurations and op amp theory apply to the OPA642.

WIRING PRECAUTIONS

Maximizing the OPA642's capability requires some wiring precautions and high-frequency layout techniques. Oscillation, ringing, poor bandwidth and settling, gain peaking, and instability are typical problems plaguing all high-speed amplifiers when they are improperly used. In general, all printed circuit board conductors should be wide to provide low resistance, low impedance signal paths. They should also be as short as possible. The entire physical circuit should be as small as practical. Stray capacitances should be minimized, especially at high impedance nodes, such as the amplifier's input terminals. Stray signal coupling from the output or power supplies to the inputs should be minimized. All circuit element leads should be no longer than 1/4 inch (6mm) to minimize lead inductance, and low values of resistance should be used. This will minimize time constants formed with the circuit capacitances and will eliminate stray, parasitic circuits.

Grounding is the most important application consideration for the OPA642, as it is with all high-frequency circuits. Oscillations at high frequencies can easily occur if good grounding techniques are not used. A heavy ground plane (2oz copper recommended) should connect all unused areas on the component side. Good ground planes can reduce stray signal pickup, provide a low resistance, low inductance common return path for signal and power, and can conduct heat from active circuit package pins into ambient air by convection.

Supply bypassing is extremely critical and must *always* be used, especially when driving high current loads. Both power supply leads should be bypassed to ground as close as possible to the amplifier pins. Tantalum capacitors (2.2 μ F) with very short leads are recommended. A parallel 0.01 μ F ceramic must also be added. Surface mount bypass capacitors will produce excellent results due to their low lead inductance. Additionally, suppression filters can be used to isolate noisy supply lines. Properly bypassed and modulation-free power supply lines allow full amplifier output and optimum settling time performance.

Points to Remember

1) Making use of all four power supply pins will lower the effective power supply impedance seen by the input and output stages and improve the AC performance **including lower distortion**. The lowest distortion is achieved when running separated traces to V_{S1} and V_{S2} . Power supply bypassing with 0.01 μ F and 2.2 μ F surface mount capacitors is recommended. It is essential to keep the 0.01 μ F capacitor very close to the power supply pins. Refer to the DEM-OPA64X Data Sheet for the recommended layout and component placements.

2) Whenever possible, use surface mount. Don't use point-to-point wiring as the increase in wiring inductance will be detrimental to AC performance. However, if it must be used, very short, direct signal paths are required. The input signal ground return, the load ground return, and the power supply common should all be connected to the same physical point to eliminate ground loops, which can cause unwanted feedback.

3) Surface mount on backside of PC Board. Good component selection is essential. Capacitors used in critical locations should be a low inductance type with a high quality dielectric material. Likewise, diodes used in critical locations should be Schottky barrier types, such as HP5082-2835 for fast recovery and minimum charge storage. Ordinary diodes will not be suitable in RF circuits.

4) Whenever possible, solder the OPA642 directly into the PC board without using a socket. Sockets add parasitic capacitance and inductance, which can seriously degrade AC performance or produce oscillations.

5) Use a small feedback resistor (usually 25 Ω) in unity-gain voltage follower applications for the best performance. For gain configurations, resistors used in feedback networks should have values of a few hundred ohms for best performance. Shunt capacitance problems limit the acceptable resistance range to about 1k Ω on the high end and to a value that is within the amplifier's output drive limits on the low end. Metal film and carbon resistors will be satisfactory, but wirewound resistors (even "non-inductive" types) are absolutely *unacceptable* in high-frequency circuits. Feedback resistors should be placed directly between the output and the inverting input on the backside of the PC board. This placement allows for the shortest feedback path and the highest bandwidth. Refer to the demonstration board layout at the end of the data sheet. **A longer feedback path than this will decrease the realized bandwidth substantially.**

6) Surface mount components (chip resistors, capacitors, etc.) have low lead inductance and are therefore strongly recommended. Circuits using all surface mount components with the OPA642U (SOIC package) will offer the best AC performance. The parasitic package inductance and capacitance for the SOIC is lower than the both the Cerdip and 8-lead Plastic DIP.

7) Avoid overloading the output. Remember that output current must be provided by the amplifier to drive its own feedback network as well as to drive its load. Lowest distortion is achieved with high impedance loads.

8) Don't forget that these amplifiers use $\pm 5V$ supplies. Although they will operate perfectly well with $+5V$ and $-5.2V$, use of $\pm 15V$ supplies will destroy the part.

9) Standard commercial test equipment has not been designed to test devices in the OPA642's speed range. Bench-top op amp testers and ATE systems will require a special test head to successfully test these amplifiers.

10) Terminate transmission line loads. Unterminated lines, such as coaxial cable, can appear to the amplifier to be a capacitive or inductive load. By terminating a transmission line with its characteristic impedance, the amplifier's load then appears purely resistive.

11) Plug-in prototype boards and wire-wrap boards will not be satisfactory. A clean layout using RF techniques is essential; there are no shortcuts.

OFFSET VOLTAGE ADJUSTMENT

If additional offset adjustment is needed, the circuit in Figure 1 can be used without degrading offset drift with temperature. Avoid external adjustment whenever possible since extraneous noise, such as power supply noise, can be inadvertently coupled into the amplifier's inverting input terminal. Remember that additional offset errors can be created by the amplifier's input bias currents. Whenever possible, match the impedance seen by both inputs as is shown with R_3 . This will reduce input bias current errors to the amplifier's offset current.




FIGURE 1. Offset Voltage Trim.

INPUT PROTECTION

Static damage has been well recognized for MOSFET devices, but any semiconductor device deserves protection from this potentially damaging source. The OPA642 incorporates on-chip ESD protection diodes as shown in Figure 2. This eliminates the need for the user to add external protection diodes, which can add capacitance and degrade AC performance.




FIGURE 2. Internal ESD Protection.

All pins on the OPA642 are internally protected from ESD by means of a pair of back-to-back reverse-biased diodes to either power supply as shown. These diodes will begin to conduct when the input voltage exceeds either power supply by about 0.7V. This situation can occur with loss of the amplifier's power supplies while a signal source is still present. The diodes can typically withstand a continuous current of 30mA without destruction. To insure long term reliability, however, diode current should be externally limited to 10mA or so whenever possible.

The OPA642 utilizes a fine geometry high speed process that withstands 500V using the Human Body Model and 100V using the Machine Model. However, static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers, this may cause a noticeable degradation of offset voltage and drift. Therefore, static protection is strongly recommended when handling the OPA642.

OUTPUT DRIVE CAPABILITY

The OPA642 has been optimized to drive 75Ω and 100Ω resistive loads. The device can drive 2Vp-p into a 75Ω load. This high-output drive capability makes the OPA642 an ideal choice for a wide range of RF, IF, and video applications. In many cases, additional buffer amplifiers are unneeded.

Many demanding high-speed applications such as ADC/DAC buffers require op amps with low wideband output impedance. For example, low output impedance is essential when driving the signal-dependent capacitances at the inputs of flash A/D converters. As shown in Figure 3, the OPA642 maintains very low closed-loop output impedance over frequency. Closed-loop output impedance increases with frequency since loop gain is decreasing with frequency.




FIGURE 3. Closed-Loop Output Impedance vs Frequency.

THERMAL CONSIDERATIONS

The OPA642 does not require a heat sink for operation in most environments. At extreme temperatures and under full load conditions a heat sink may be necessary.

The internal power dissipation is given by the equation $P_D = P_{DQ} + P_{DL}$, where P_{DQ} is the quiescent power dissipation and P_{DL} is the power dissipation in the output stage due to the load. (For $\pm V_{CC} = \pm 5V$, $P_{DQ} = 10V \times 27mA = 270mW$, max). For the case where the amplifier is driving a grounded load (R_L) with a DC voltage ($\pm V_{OUT}$) the maximum value of P_{DL} occurs at $\pm V_{OUT} = \pm V_{CC} / 2$, and is equal to $P_{DL, max} = (\pm V_{CC})^2 / 4R_L$. Note that it is the voltage across the output transistor, and not the load, that determines the power dissipated in the output stage.

A short-circuit condition represents the maximum amount of internal power dissipation that can be generated. The variation of output current with temperature is shown in Figure 4.




FIGURE 4. Output Current vs Temperature.

CAPACITIVE LOADS

The OPA642's output stage has been optimized to drive low resistive loads. Capacitive loads, however, will decrease the

amplifier's phase margin which may cause high frequency peaking or oscillations. Capacitive loads greater than 2pF should be buffered by connecting a small resistance, usually 10Ω to 35Ω, in series with the output as shown in Figure 5. This is particularly important when driving high capacitance loads such as flash A/D converters. Increasing the Gain from +1 will improve the capacitive load drive due to increased phase margin.




FIGURE 5. Driving Capacitive Loads.

In general, capacitive loads should be minimized for optimum high frequency performance. Coax lines can be driven if the cable is properly terminated. The capacitance of coax cable (29pF/foot for RG-58) will not load the amplifier when the coaxial cable or transmission line is terminated in its characteristic impedance.

COMPENSATION

The OPA642 is internally compensated and is stable in unity gain with a phase margin of approximately 60°. However, the unity gain buffer is the most demanding circuit configuration for loop stability and oscillations are most likely to occur in this gain. If possible, use the device in a noise gain of two or greater to improve phase margin and reduce the susceptibility to oscillation. (Note that, from a stability standpoint, an inverting gain of -1V/V is equivalent to a noise gain of 2.) Gain and phase response for other gains are shown in the Typical Performance Curves.

The high-frequency response of the OPA642 in a good layout is very flat with frequency. However, some circuit configurations such as those where large feedback resistances are used, can produce high-frequency gain peaking. This peaking can be minimized by connecting a small capacitor in parallel with the feedback resistor. This capacitor compensates for the closed-loop, high frequency, transfer function zero that results from the time constant formed by the input capacitance of the amplifier (typically 2pF after PC board mounting), and the input and feedback resistors. The selected compensation capacitor may be a trimmer, a fixed capacitor, or a planned PC board capacitance. The capacitance value is strongly dependent on circuit layout and closed-loop gain. Using small resistor values will preserve the phase margin and avoid peaking by keeping the break

frequency of this zero sufficiently high. When high closed-loop gains are required, a three-resistor attenuator (tee network) is recommended to avoid using large value resistors with large time constants.

SETTLING TIME

Settling time is defined as the total time required, from the input signal step, for the output to settle to within the specified error band around the final value. This error band is expressed as a percentage of the value of the output transition, a 2V step. Thus, settling time to 0.01% requires an error band of $\pm 200\mu\text{V}$ centered around the final value of 2V.

Settling time, specified in an inverting gain of one, occurs in only 15ns to 0.01% for a 2V step, making the OPA642 one of the fastest settling monolithic amplifiers commercially available. Settling time increases with closed-loop gain and output voltage change as described in the Typical Performance Curves. Preserving settling time requires critical attention to the details as mentioned under "Wiring Precautions." The amplifier also recovers quickly from input overloads. Overload recovery time to linear operation from a 50% overload is typically only 90ns.

In practice, settling time measurements on the OPA642 prove to be very difficult to perform. Accurate measurement is next to impossible in all but the very best equipped labs. Among other things, a fast flat-top generator and high speed oscilloscope are needed. Unfortunately, fast flat-top generators, which settle to 0.01% in sufficient time, are scarce and expensive. Fast oscilloscopes, however, are more commonly available. For best results a sampling oscilloscope is recommended. Sampling scopes typically have bandwidths that are greater than 1GHz and very low capacitance inputs. They also exhibit faster settling times in response to signals that would tend to overload a real-time oscilloscope.

DIFFERENTIAL GAIN AND PHASE

Differential Gain (DG) and Differential Phase (DP) are among the more important specifications for video applications. DG is defined as the percent change in closed-loop gain over a specified change in output voltage level. DP is defined as the change in degrees of the closed-loop phase over the same output voltage change. Both DG and DP are specified at the NTSC sub-carrier frequency of 3.58MHz and the PAL subcarrier of 4.43MHz. All NTSC measurements were performed using a Tektronix model VM700A Video Measurement Set.

DG and DP of the OPA642 were measured with the amplifier in a gain of +2V/V with 75Ω input impedance and the output back-terminated in 75Ω. The input signal selected from the generator was a 0V to 1.4V modulated ramp with a sync pulse.

With these conditions the test circuit shown in Figure 6 delivered a 100IRE modulated ramp to the 75Ω input of the video analyzer. The signal averaging feature of the analyzer was used to establish a reference against which the perfor-

mance of the amplifier was measured. Signal averaging was also used to measure the DG and DP of the test signal in order to eliminate the generator's contribution to measured amplifier performance. Typical performance of the OPA642 is 0.007% differential gain and 0.008° differential phase to both NTSC and PAL standards. Increasing the closed loop gain degrades the DP and DG.




FIGURE 6. Differential Gain and Differential Phase Test Circuit.

DISTORTION

The OPA642's Harmonic Distortion characteristics into a 100Ω load are shown vs frequency and power output in the Typical Performance Curves. Distortion can be further improved by increasing the load resistance as illustrated in Figure 7. Remember to include the contribution of the feedback resistance when calculating the effective load resistance seen by the amplifier.




FIGURE 7. Harmonic Distortion vs Load Resistance.

The third-order intercept point is an important parameter for many RF amplifier applications. Figure 8 shows the OPA642's single tone, third-order IM Intercept vs Frequency. This curve is particularly useful for determining the magnitude of the third harmonic as a function of frequency and load resistance. For example, assume that the application requires the OPA642 to operate in a gain of +1V/V and drive 2V_{p-p} into 50Ω at a frequency of 5MHz. Referring to Figure 8, we find that the intercept point is +58dBm. The magnitude of the third harmonic can now be easily calculated from the expression:

$$\text{Third Harmonic (dBc)} = 2(\text{OPI}^3\text{P} - P_o)$$

where OPI³P = third-order output intercept, dBm
P_o = output level, dBm

For this case OPI³P = 58dBm, P_o = 10dBm, and the third harmonic = 2(58 – 10) = 96dB below the fundamental. The OPA642's low distortion makes the device an excellent choice for a variety of RF signal processing applications. The two-tone third-order intercept point is approximately 8dB lower than the single tone intercept.




FIGURE 8. Single Tone, 3rd-Order Intercept vs Frequency.

NOISE FIGURE

The OPA642 voltage and current noise spectral densities are specified in the Typical Performance Curves. For RF applications, however, Noise Figure (NF) is often the preferred noise specification since it allows system noise performance to be more easily calculated. The OPA642's Noise Figure vs Source Resistance is shown in Figure 9.




FIGURE 9. Noise Figure vs Source Resistance.

SPICE MODELS

Computer simulation using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for Video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. SPICE models are available for the OPA642. Contact Burr-Brown Applications Department to receive a spice diskette.

ENVIRONMENTAL (Q) SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials and fabrication of the device—it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown “Q-Screening” provides environmental screening to our standard industrial products, thus enhancing reliability. The screening illustrated in the following table is performed to selected stress levels similar to those of MIL-STD-883.

SCREEN	METHOD
Internal Visual	Burr-Brown QC4118
Stabilization Bake	Temperature = 150°C, 24 hrs
Temperature Cycling	Temperature = –65°C to 150°C, 10 cycles
Burn-In Test	Temperature = 125°C, 160 hrs minimum
Centrifuge	20,000G
Hermetic Seal	Fine: He leak rate < 5 x 10 ⁻⁸ atm cc/s, 30PSiG Gross: per Fluorocarbon bubble test, 60PSiG
Electrical Tests	As described in specifications tables.
External Visual	Burr-Brown QC5150

NOTE: Q-Screening is available on the HS package only.

DEMONSTRATION BOARDS

Demonstration boards to speed prototyping are available. Refer to the DEM-OPA64x Datasheet for details.

APPLICATIONS




FIGURE 10. Video Distribution Amplifier.




FIGURE 11. High-Q 1MHz Bandpass Filter.




FIGURE 12. Low Noise, Wideband FET Input Op Amp.




FIGURE 13. Differential Line Driver for 50Ω or 75Ω Systems.




FIGURE 14. Wideband, Fast-Settling Instrumentation Amplifier.




FIGURE 15. Unity Gain Difference Amplifier.




FIGURE 16. Low Distortion Gain Amplifier for ADCs ($G = -2V/V$).




FIGURE 17. Gain Amplifier for High Speed Digital-to-Analog Converters Like the DAC650.





FIGURE 18. Gain Amplifier for High Speed Digital-to-Analog Converters Like the DAC600.

PACKAGE DRAWINGS



OPA642

Package Number 182 - 8-Lead 80-9 Surface Mount




DIM	INCHES		MILLIMETERS		N
	MIN.	MAX.	MIN.	MAX.	
A	.054	.068	1.37	1.73	3
A1	.004	.009	0.10	0.23	3
B	.014	.019	0.36	0.48	3
C	.008	.0098	0.20	0.25	3
D	.189	.196	4.80	4.98	3
E	.150	.157	3.81	3.99	3
e	.050 BASIC	1.27 BASIC			3
H	.229	.244	5.82	6.20	3
L	.010	.019	0.41	0.47	3
L1	.010	.050	0.41	1.27	3
α	0°	8°	0°	8°	4

NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5-1982.
- "D" AND "E" DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. SHALL NOT EXCEED .15mm (.006 in.).
- THE CHAMFER ON THE BODY IS OPTIONAL. IF IT IS NOT PRESENT, VISUAL INSPECTION SHALL BE COINCIDENT WITH THE CROSS-HATCHED AREA.
- "A" IS THE LENGTH OF THE TERMINAL FOR SOLDERING TO A SUBSTRATE.
- "N" IS THE NUMBER OF TERMINAL POSITIONS.
- LEAD TO LEAD COPLANARITY SHALL BE LESS THAN .004 INCHES FROM SEATING PLANE.

PACKAGE NUMBER: Z2182 REV.: F
JEDEC NUMBER: MS-012

Package Number 187 - 8-Pin Ceramic, Side-Brace DIP



DIM	INCHES		MILLIMETERS		N
	MIN.	MAX.	MIN.	MAX.	
A	.105	.175	2.67	4.45	3
A1	.025	.055	0.64	1.40	3
B1	.038	.060	0.97	1.52	3
D	.380	.550	9.65	13.97	3
E	.280	.310	7.11	7.87	6
e	.100 TYP.	2.84 TYP.			2
L	.125	1.175	3.18	4.45	2
N	8	8	8	8	4
Q1	.010	--	2.54	--	--
S	.030	.120	0.76	3.05	--

NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5-1973.
- LEADS WITHIN .13mm (.005) RADIUS OF TRUE POSITION (TP) WITH MAXIMUM MATERIAL CONDITION.
- α APPLIES TO SPREAD LEADS PRIOR TO INSTALLATION.
- N IS THE NUMBER OF TERMINAL POSITIONS.


5. OUTLINES ON WHICH THE SEATING PLANE IS DEFINED IN THE LEAD STANDOFFS ARE NOT REQUIRED, AND B1 MAY EQUAL B ALONG ANY PART OF THE LEAD ABOVE THE SEATING BASE PLANE.

6. E1 DOES NOT INCLUDE PARTICLES OF PACKAGE MATERIALS.

7. CONTROLLING DIMENSION: INCH.

PACKAGE NUMBER: Z2157 REV.: B
JEDEC NUMBER: MO-036

Package Number 008 - 8-Pin Plastic, Single-Wide DIP



DIM	INCHES		MILLIMETERS		N
	MIN.	MAX.	MIN.	MAX.	
A	.015	.210	0.38	5.33	3
A1	.015	.195	2.92	4.95	3
A2	.014	.022	0.36	0.56	3
B	.014	.022	0.36	0.56	3
B1	.045	.070	1.14	1.78	3
C	.008	.015	0.20	0.38	3
D	.348	.430	8.84	10.92	4
D1	.005	--	0.13	--	--
E	.240	.280	6.10	7.11	4
e	.300	.325	7.62	8.26	5
E1	.240	.280	6.10	7.11	4
e1	.300	.325	7.62	8.26	5
e2	.300	.325	7.62	8.26	5
e3	.300	.325	7.62	8.26	5
e4	.300	.325	7.62	8.26	5
e5	.300	.325	7.62	8.26	5
e6	.300	.325	7.62	8.26	5
e7	.300	.325	7.62	8.26	5
e8	.300	.325	7.62	8.26	5
L	.115	.160	2.92	4.06	3

NOTES:

- CONTROLLING DIMENSION: INCH. IN CASE OF CONFLICT BETWEEN THE ENGLISH AND METRIC DIMENSIONS, THE INCH DIMENSIONS CONTROL.
- PER ANSI Y14.5M-1982 TOLERANCING.
- DIMENSIONS A, A1, AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
- D AND E1 DIMENSIONS FOR PLASTIC RAISED IRREGULARITY ON THE TOP SURFACE SHALL BE METRICALLY SHOWN LATERAL AND LONGITUDINAL PACKAGE CENTERLINES.
- LEADS CONSTRAINED TO BE PERPENDICULAR TO PLANE T.

6. eB AND eC ARE MEASURED AT THE POINTS WITH THE LEADS ZERO OR GREATER.

7. N IS THE MAXIMUM NUMBER OF TERMINAL POSITIONS.

8. COVER LEADS (1, 4, 5, AND 8) MUST BE CONFIGURED AS SHOWN IN FIGURE 2.

9. FOR AUTOMATIC INSERTION, ANY RAISED IRREGULARITY ON THE TOP SURFACE SHALL BE METRICALLY SHOWN LATERAL AND LONGITUDINAL PACKAGE CENTERLINES.

PACKAGE NUMBER: Z2006 REV.: D
JEDEC NUMBER: MS-001