



OPA620

# Wideband Precision OPERATIONAL AMPLIFIER

## FEATURES

- LOW NOISE:  $2.3\text{nV}/\sqrt{\text{Hz}}$
- HIGH OUTPUT CURRENT: 100mA
- FAST SETTLING: 25ns (0.01%)
- GAIN-BANDWIDTH: 200MHz
- UNITY-GAIN STABLE
- LOW OFFSET VOLTAGE:  $\pm 100\mu\text{V}$
- LOW DIFFERENTIAL GAIN/PHASE ERROR
- 8-PIN DIP, SOIC PACKAGES

## APPLICATIONS

- LOW NOISE PREAMPLIFIER
- LOW NOISE DIFFERENTIAL AMPLIFIER
- HIGH-RESOLUTION VIDEO
- HIGH-SPEED SIGNAL PROCESSING
- LINE DRIVER
- ADC/DAC BUFFER
- ULTRASOUND
- PULSE/RF AMPLIFIERS
- ACTIVE FILTERS

## DESCRIPTION


The OPA620 is a precision wideband monolithic operational amplifier featuring very fast settling time, low differential gain and phase error, and high output current drive capability.

The OPA620 is internally compensated for unity-gain stability. This amplifier has a very low offset, fully symmetrical differential input due to its "classical" operational amplifier circuit architecture. Unlike "current-feedback" amplifier designs, the OPA620 may be

used in all op amp applications requiring high speed and precision.

Low noise and distortion, wide bandwidth, and high linearity make this amplifier suitable for RF and video applications. Short-circuit protection is provided by an internal current-limiting circuit.

The OPA620 is available in plastic, ceramic, and SOIC packages. Two temperature ranges are offered:  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  and  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706  
Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

# SPECIFICATIONS

## ELECTRICAL

At  $V_{CC} = \pm 5VDC$ ,  $R_L = 100\Omega$ , and  $T_A = +25^\circ C$  unless otherwise noted.

PARAMETER	CONDITIONS	OPA620KP, KU, KG			OPA620SG			OPA620LG			UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
<b>INPUT NOISE</b> Voltage: $f_o = 100Hz$ $f_o = 1kHz$ $f_o = 10kHz$ $f_o = 100kHz$ $f_o = 1MHz$ to 100MHz $f_B = 100Hz$ to 10MHz Current: $f_o = 10kHz$ to 100MHz	$R_S = 0\Omega$		10 5.5 3.3 2.5 2.3 8.0 2.3			*	*		*	*	$nV/\sqrt{Hz}$ $nV/\sqrt{Hz}$ $nV/\sqrt{Hz}$ $nV/\sqrt{Hz}$ $nV/\sqrt{Hz}$ $\mu V, rms$ $pA/\sqrt{Hz}$	
<b>OFFSET VOLTAGE<sup>(1)</sup></b> Input Offset Voltage Average Drift Supply Rejection	$V_{CM} = 0VDC$ $T_A = T_{MIN}$ to $T_{MAX}$ $\pm V_{CC} = 4.5V$ to $5.5V$		$\pm 200$ $\pm 8$ 60	$\pm 1mV$		*	*		$\pm 100$ *	$\pm 500$	$\mu V$ $\mu V/^\circ C$ dB	
<b>BIAS CURRENT</b> Input Bias Current	$V_{CM} = 0VDC$		15	30		*	*		*	25	$\mu A$	
<b>OFFSET CURRENT</b> Input Offset Current	$V_{CM} = 0VDC$		0.2	2		*	*		*	*	$\mu A$	
<b>INPUT IMPEDANCE</b> Differential Common-Mode	Open-Loop		15    1 1    1			*	*		*	*	$k\Omega    pF$ $M\Omega    pF$	
<b>INPUT VOLTAGE RANGE</b> Common-Mode Input Range Common-Mode Rejection	$V_{IN} = \pm 2.5VDC$ , $V_O = 0VDC$	$\pm 3.0$ 65	$\pm 3.5$ 75		*	*	*	*	*	*	V dB	
<b>OPEN-LOOP GAIN, DC</b> Open-Loop Voltage Gain	$R_L = 100\Omega$ $R_L = 50\Omega$	50 48	60 58		*	*	*	55 53	*	*	dB dB	
<b>FREQUENCY RESPONSE</b> Closed-Loop Bandwidth (-3dB)  Gain-Bandwidth Differential Gain Differential Phase Harmonic Distortion <sup>(2)</sup>  Full Power Response <sup>(2)</sup>  Slew Rate <sup>(2)</sup> Overshoot Settling Time: 0.1% 0.01%  Phase Margin Rise Time	Gain = +1V/V Gain = +2V/V Gain = +5V/V Gain = +10V/V Gain = +10V/V 3.58MHz, G = +1V/V 3.58MHz, G = +1V/V G = +2V/V, f = 10MHz, $V_O = 2Vp-p$ Second Harmonic Third Harmonic $V_O = 5Vp-p$ , Gain = +1V/V $V_O = 2Vp-p$ , Gain = +1V/V 2V Step, Gain = -1V/V 2V Step, Gain = -1V/V 2V Step, Gain = -1V/V Gain = +1V/V Gain = +1V/V, 10% to 90% $V_O = 100mVp-p$ ; Small Signal $V_O = 6Vp-p$ ; Large Signal		300 100 40 20 200 0.05 0.05  -61 -65 11 27 175  13 25 60  2 22				*	*		*	*	MHz MHz MHz MHz MHz % Degrees  dBc <sup>(3)</sup> dBc MHz MHz V/ $\mu s$ % ns ns Degrees  ns ns
<b>RATED OUTPUT</b> Voltage Output  Output Resistance Load Capacitance Stability Short Circuit Current	$R_L = 100\Omega$ $R_L = 50\Omega$ 1MHz, Gain = +1V/V Gain = +1V/V Continuous	$\pm 3.0$ $\pm 2.5$	$\pm 3.5$ $\pm 3.0$ 0.015 20 $\pm 150$		*	*	*	*	*	*	V V $\Omega$ pF mA	
<b>POWER SUPPLY</b> Rated Voltage Derated Performance Current, Quiescent	$\pm V_{CC}$ $\pm V_{CC}$ $I_O = 0mADC$	4.0	5 21	6.0 23	*	*	*	*	*	*	VDC VDC mA	
<b>TEMPERATURE RANGE</b> Specification: KP, KU, KG, LG, SG Operating: KG, LG, SG KP, KU  $\theta_{JA}$ KG, LG, SG KP KU	Ambient Temperature  Ambient Temperature	-40  -40		+85  +85	*		*		*	*	$^\circ C$ $^\circ C$ $^\circ C$ $^\circ C$  $^\circ C/W$ $^\circ C/W$ $^\circ C/W$	

\* Same specifications as for KP/KU.

# SPECIFICATIONS (CONT)

## ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)


At  $V_{CC} = \pm 5VDC$ ,  $R_L = 100\Omega$ , and  $T_A = T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.

PARAMETER	CONDITIONS	OPA620KP, KU, KG			OPA620SG			OPA620LG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>TEMPERATURE RANGE</b> Specification: KP, KU, KG, LG SG	Ambient Temperature	-40		+85	*		*	*		*	°C °C
<b>OFFSET VOLTAGE<sup>(1)</sup></b> Average Drift Supply Rejection	Full Temp. 0°C to +70°C $\pm V_{CC} = 4.5V$ to $5.5V$ Full Temp., $\pm V_{CC} = 4.5$ to $5.5V$	45 40	$\pm 8$ 60 55		*	*	*	*	*	*	$\mu V/^\circ C$ dB dB
<b>BIAS CURRENT</b> Input Bias Current	Full Temp., $V_{CM} = 0VDC$		15 40		*	*	*	*	*	35	$\mu A$
<b>OFFSET CURRENT</b> Input Offset Current	Full Temp., $V_{CM} = 0VDC$		0.2 5		*	*	*	*	*	*	$\mu A$
<b>INPUT VOLTAGE RANGE</b> Common-Mode Input Range Common-Mode Rejection	$V_{IN} = \pm 2.5VDC$ , $V_O = 0VDC$	$\pm 2.5$ 60	$\pm 3.0$ 75		*	*	*	*	*	65	V dB
<b>OPEN LOOP GAIN, DC</b> Open-Loop Voltage Gain	$R_L = 100\Omega$ $R_L = 50\Omega$	46 44	60 58		*	*	*	*	*	52 50	dB dB
<b>RATED OUTPUT</b> Voltage Output	0°C to +70°C, $R_L = 100\Omega$ -40°C to +85°C, $R_L = 100\Omega$ 0°C to +70°C, $R_L = 50\Omega$ -40°C to +85°C, $R_L = 50\Omega$	$\pm 3.0$ $\pm 2.75$ $\pm 2.5$ $\pm 2.25$	$\pm 3.5$ $\pm 3.25$ $\pm 3.0$ $\pm 2.7$		*	*	*	*	*	*	V V V V
<b>POWER SUPPLY</b> Current, Quiescent	$I_O = 0mADC$		21 25		*	*	*	*	*	*	mA

\* Same specifications as for KP/KU.

NOTES: (1) Offset Voltage specifications are also guaranteed with units fully warmed up. (2) Parameter is sample tested. (3) dBc = dB referred to carrier-input signal.

## PIN CONFIGURATION



## ORDERING INFORMATION

Basic Model Number	OPA620	( )	( )	( Q )
Performance Grade Code				
K, L = -40°C to +85°C				
S = -55°C to +125°C				
Package Code				
G = 8-pin Ceramic DIP				
P = 8-pin Plastic DIP				
U = 8-pin Plastic SOIC				
Reliability Screening				
Q = Q-Screened				

## PACKAGE INFORMATION

MODEL	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>
OPA620KP	8-Pin Plastic DIP	006
OPA620KU	8-pin Plastic SOIC	182
OPA602KG	8-pin Ceramic DIP	157
OPA620LG	8-Pin Ceramic DIP	157
OPA620SG	8-Pin Ceramic DIP	157


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ABSOLUTE MAXIMUM RATINGS

Supply	$\pm 7VDC$
Internal Power Dissipation <sup>(1)</sup>	See Applications Information
Differential Input Voltage	Total $V_{CC}$
Input Voltage Range	See Applications Information
Storage Temperature Range: KG, LG, SG	-65°C to +150°C
KP, KU	-40°C to +125°C
Lead Temperature (soldering, 10s)	+300°C
(soldering, SOIC 3s)	+260°C
Output Short Circuit to Ground (+25°C)	Continuous to Ground
Junction Temperature ( $T_J$ )	+175°C



NOTE: (1) Packages must be derated based on specified  $\theta_{JA}$ . Maximum  $T_J$  must be observed.

## DICE INFORMATION









## TYPICAL PERFORMANCE CURVES

At  $V_{CC} = \pm 5VDC$ ,  $R_L = 100\Omega$ , and  $T_A = +25^\circ C$  unless otherwise noted.









# TYPICAL PERFORMANCE CURVES (CONT)

At  $V_{CC} = \pm 5VDC$ ,  $R_L = 100\Omega$ , and  $T_A = +25^\circ C$  unless otherwise noted.



# TYPICAL PERFORMANCE CURVES (CONT)


At  $V_{CC} = \pm 5VDC$ ,  $R_L = 100\Omega$ , and  $T_A = +25^\circ C$  unless otherwise noted.




# TYPICAL PERFORMANCE CURVES (CONT)

At  $V_{CC} = \pm 5VDC$ ,  $R_L = 100\Omega$ , and  $T_A = +25^\circ C$  unless otherwise noted.


COMMON-MODE REJECTION vs FREQUENCY




POWER SUPPLY REJECTION vs FREQUENCY




COMMON-MODE REJECTION vs INPUT COMMON-MODE VOLTAGE




SUPPLY CURRENT vs TEMPERATURE



SMALL-SIGNAL TRANSIENT RESPONSE









LARGE-SIGNAL TRANSIENT RESPONSE



# TYPICAL PERFORMANCE CURVES (CONT)





At  $V_{CC} = \pm 5VDC$ ,  $R_L = 100\Omega$ , and  $T_A = +25^\circ C$  unless otherwise noted.





# TYPICAL PERFORMANCE CURVES (CONT)

At  $V_{CC} = \pm 5VDC$ ,  $R_L = 100\Omega$ , and  $T_A = +25^\circ C$  unless otherwise noted.



## APPLICATIONS INFORMATION

### DISCUSSION OF PERFORMANCE

The OPA620 provides a level of speed and precision not previously attainable in monolithic form. Unlike current feedback amplifiers, the OPA620's design uses a "classical" operational amplifier architecture and can therefore be used in all traditional operational amplifier applications. While it is true that current feedback amplifiers can provide wider bandwidth at higher gains, they offer many disadvantages. The asymmetrical input characteristics of current feedback amplifiers (i.e., one input is a low impedance) prevents them from being used in a variety of applications. In addition, unbalanced inputs make input bias current errors difficult to correct. Bias current cancellation through matching of inverting and non-inverting input resistors is impossible because the input bias currents are uncorrelated. Current noise is also asymmetrical and is usually significantly higher on the inverting input. Perhaps most important, settling time to 0.01% is often extremely poor due to internal design tradeoffs. Many current feedback designs exhibit settling

times to 0.01% in excess of 10 *microseconds* even though 0.1% settling times are reasonable. Such amplifiers are completely inadequate for fast settling 12-bit applications.

The OPA620's "classical" operational amplifier architecture employs true differential and fully symmetrical inputs to eliminate these troublesome problems. All traditional circuit configurations and op amp theory apply to the OPA620. The use of low-drift thin-film resistors allows internal operating currents to be laser-trimmed at wafer-level to optimize AC performance such as bandwidth and settling time, as well as DC parameters such as input offset voltage and drift. The result is a wideband, high-frequency monolithic operational amplifier with a gain-bandwidth product of 200MHz, a 0.01% settling time of 25ns, and an input offset voltage of 100 $\mu V$ .

### WIRING PRECAUTIONS

Maximizing the OPA620's capability requires some wiring precautions and high-frequency layout techniques. Oscillation, ringing, poor bandwidth and settling, gain

peaking, and instability are typical problems plaguing all high-speed amplifiers when they are improperly used. In general, all printed circuit board conductors should be wide to provide low resistance, low impedance signal paths. They should also be as short as possible. The entire physical circuit should be as small as practical. Stray capacitances should be minimized, especially at high impedance nodes, such as the amplifier's input terminals. Stray signal coupling from the output or power supplies to the inputs should be minimized. All circuit element leads should be no longer than 1/4 inch (6mm) to minimize lead inductance, and low values of resistance should be used. This will minimize time constants formed with the circuit capacitances and will eliminate stray, parasitic circuits.

Grounding is the most important application consideration for the OPA620, as it is with all high-frequency circuits. Oscillations at frequencies of 200MHz and above can easily occur if good grounding techniques are not used. A heavy ground plane (2 oz. copper recommended) should connect all unused areas on the component side. Good ground planes can reduce stray signal pickup, provide a low resistance, low inductance common return path for signal and power, and can conduct heat from active circuit package pins into ambient air by convection.

Supply bypassing is extremely critical and must *always* be used, especially when driving high current loads. Both power supply leads should be bypassed to ground as close as possible to the amplifier pins. Tantalum capacitors (1 $\mu$ F to 10 $\mu$ F) with very short leads are recommended. Although not required, a parallel 0.01 $\mu$ F ceramic may be added if desired. Surface mount bypass capacitors will produce excellent results due to their low lead inductance. Additionally, suppression filters can be used to isolate noisy supply lines. Properly bypassed and modulation-free power supply lines allow full amplifier output and optimum settling time performance.

#### Points to Remember

- 1) Don't use point-to-point wiring as the increase in wiring inductance will be detrimental to AC performance. However, if it must be used, very short, direct signal paths are required. The input signal ground return, the load ground return, and the power supply common should all be connected to the same physical point to eliminate ground loops, which can cause unwanted feedback.
- 2) Good component selection is essential. Capacitors used in critical locations should be a low inductance type with a high quality dielectric material. Likewise, diodes used in critical locations should be Schottky barrier types, such as HP5082-2835 for fast recovery and minimum charge storage. Ordinary diodes will not be suitable in RF circuits.
- 3) Whenever possible, solder the OPA620 directly into the PC board without using a socket. Sockets add parasitic capacitance and inductance, which can seriously degrade AC performance or produce oscillations. If sockets must be used, consider using zero-profile solderless sockets such as Augat part number 8134-HC-5P2. Alternately, Teflon<sup>®</sup> stand-

offs located close to the amplifier's pins can be used to mount feedback components.

- 4) Resistors used in feedback networks should have values of a few hundred ohms for best performance. Shunt capacitance problems limit the acceptable resistance range to about 1k $\Omega$  on the high end and to a value that is within the amplifier's output drive limits on the low end. Metal film and carbon resistors will be satisfactory, but wirewound resistors (even "non-inductive" types) are absolutely *unacceptable* in high-frequency circuits.
- 5) Surface-mount components (chip resistors, capacitors, etc) have low lead inductance and are therefore strongly recommended. Circuits using all surface-mount components with the OPA620KU (SOIC package) will offer the best AC performance. The parasitic package inductance and capacitance for the SOIC is lower than the both the Cerdip and 8-lead Plastic DIP.
- 6) Avoid overloading the output. Remember that output current must be provided by the amplifier to drive its own feedback network as well as to drive its load. Lowest distortion is achieved with high impedance loads.
- 7) Don't forget that these amplifiers use  $\pm 5V$  supplies. Although they will operate perfectly well with +5V and -5.2V, use of  $\pm 15V$  supplies will destroy the part.
- 8) Standard commercial test equipment has not been designed to test devices in the OPA620's speed range. Benchtop op amp testers and ATE systems will require a special test head to successfully test these amplifiers.
- 9) Terminate transmission line loads. Unterminated lines, such as coaxial cable, can appear to the amplifier to be a capacitive or inductive load. By terminating a transmission line with its characteristic impedance, the amplifier's load then appears purely resistive.
- 10) Plug-in prototype boards and wire-wrap boards will not be satisfactory. A clean layout using RF techniques is essential; there are no shortcuts.

#### OFFSET VOLTAGE ADJUSTMENT

The OPA620's input offset voltage is laser-trimmed and will require no further adjustment for most applications. However, if additional adjustment is needed, the circuit in Figure 1 can be used without degrading offset drift with temperature. Avoid external adjustment whenever possible since extraneous noise, such as power supply noise, can be inadvertently coupled into the amplifier's inverting input terminal. Remember that additional offset errors can be created by the amplifier's input bias currents. Whenever possible, match the impedance seen by both inputs as is shown with  $R_3$ . This will reduce input bias current errors to the amplifier's offset current, which is typically only 0.2 $\mu$ A.

#### INPUT PROTECTION

Static damage has been well recognized for MOSFET devices, but any semiconductor device deserves protection from this potentially damaging source. The OPA620 incorporates on-chip ESD protection diodes as shown in Figure 2.

Teflon<sup>®</sup> E. I. Du Pont de Nemours & Co.




FIGURE 1. Offset Voltage Trim.

This eliminates the need for the user to add external protection diodes, which can add capacitance and degrade AC performance.

All pins on the OPA620 are internally protected from ESD by means of a pair of back-to-back reverse-biased diodes to either power supply as shown. These diodes will begin to conduct when the input voltage exceeds either power supply by about 0.7V. This situation can occur with loss of the amplifier's power supplies while a signal source is still present. The diodes can typically withstand a continuous current of 30mA without destruction. To insure long term reliability, however, diode current should be externally limited to 10mA or so whenever possible.




FIGURE 2. Internal ESD Protection.

The internal protection diodes are designed to withstand 2.5kV (using Human Body Model) and will provide adequate ESD protection for most normal handling procedures. However, static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers, this may cause a noticeable degradation of offset voltage and drift. Therefore, static protection is strongly recommended when handling the OPA620.

### OUTPUT DRIVE CAPABILITY

The OPA620's design uses large output devices and has been optimized to drive 50Ω and 75Ω resistive loads. The

device can easily drive 6Vp-p into a 50Ω load. This high-output drive capability makes the OPA620 an ideal choice for a wide range of RF, IF, and video applications. In many cases, additional buffer amplifiers are unneeded.

Internal current-limiting circuitry limits output current to about 150mA at 25°C. This prevents destruction from accidental shorts to common and eliminates the need for external current-limiting circuitry. Although the device can withstand momentary shorts to either power supply, it is not recommended.

Many demanding high-speed applications such as ADC/DAC buffers require op amps with low wideband output impedance. For example, low output impedance is essential when driving the signal-dependent capacitances at the inputs of flash A/D converters. As shown in Figure 3, the OPA620 maintains very low closed-loop output impedance over frequency. Closed-loop output impedance increases with frequency since loop gain is decreasing with frequency.




FIGURE 3. Small-Signal Output Impedance vs Frequency.

### THERMAL CONSIDERATIONS

The OPA620 does not require a heat sink for operation in most environments. The use of a heat sink, however, will reduce the internal thermal rise and will result in cooler, more reliable operation. At extreme temperatures and under full load conditions a heat sink is necessary. See "Maximum Power Dissipation" curve, Figure 4.




FIGURE 4. Maximum Power Dissipation.

The internal power dissipation is given by the equation  $P_D = P_{DQ} + P_{DL}$ , where  $P_{DQ}$  is the quiescent power dissipation and  $P_{DL}$  is the power dissipation in the output stage due to the load. (For  $\pm V_{CC} = \pm 5V$ ,  $P_{DQ} = 10V \times 23mA = 230mW$ , max). For the case where the amplifier is driving a grounded load ( $R_L$ ) with a DC voltage ( $\pm V_{OUT}$ ) the maximum value of  $P_{DL}$  occurs at  $\pm V_{OUT} = \pm V_{CC}/2$ , and is equal to  $P_{DL, max} = (\pm V_{CC})^2/4R_L$ . Note that it is the voltage across the output transistor, and not the load, that determines the power dissipated in the output stage.

When the output is shorted to common  $P_{DL} = 5V \times 150mA = 750mW$ . Thus,  $P_D = 230mW + 750mW \approx 1W$ . Note that the short-circuit condition represents the maximum amount of internal power dissipation that can be generated. Thus, the "Maximum Power Dissipation" curve starts at 1W and is derated based on a 175°C maximum junction temperature and the junction-to-ambient thermal resistance,  $\theta_{JA}$ , of each package. The variation of short-circuit current with temperature is shown in Figure 5.




FIGURE 5. Short-Circuit Current vs Temperature.

### CAPACITIVE LOADS

The OPA620's output stage has been optimized to drive resistive loads as low as 50Ω. Capacitive loads, however, will decrease the amplifier's phase margin which may cause high frequency peaking or oscillations. Capacitive loads greater than 20pF should be buffered by connecting a small resistance, usually 5Ω to 25Ω, in series with the output as shown in Figure 6. This is particularly important when driving high capacitance loads such as flash A/D converters.




FIGURE 6. Driving Capacitive Loads.

In general, capacitive loads should be minimized for optimum high frequency performance. Coax lines can be driven if the cable is properly terminated. The capacitance of coax cable (29pF/foot for RG-58) will not load the amplifier when the coaxial cable or transmission line is terminated in its characteristic impedance.

### COMPENSATION

The OPA620 is internally compensated and is stable in unity gain with a phase margin of approximately 60°. However, the unity gain buffer is the most demanding circuit configuration for loop stability and oscillations are most likely to occur in this gain. If possible, use the device in a noise gain of two or greater to improve phase margin and reduce the susceptibility to oscillation. (Note that, from a stability standpoint, an inverting gain of -1V/V is equivalent to a noise gain of 2.) Gain and phase response for other gains are shown in the Typical Performance Curves.

The high-frequency response of the OPA620 in a good layout is very flat with frequency. However, some circuit configurations such as those where large feedback resistances are used, can produce high-frequency gain peaking. This peaking can be minimized by connecting a small capacitor in parallel with the feedback resistor. This capacitor compensates for the closed-loop, high frequency, transfer function zero that results from the time constant formed by the input capacitance of the amplifier (typically 2pF after PC board mounting), and the input and feedback resistors. The selected compensation capacitor may be a trimmer, a fixed capacitor, or a planned PC board capacitance. The capacitance value is strongly dependent on circuit layout and closed-loop gain. Using small resistor values will preserve the phase margin and avoid peaking by keeping the break frequency of this zero sufficiently high. When high closed-loop gains are required, a three-resistor attenuator (tee network) is recommended to avoid using large value resistors with large time constants.

### SETTLING TIME

Settling time is defined as the total time required, from the input signal step, for the output to settle to within the specified error band around the final value. This error band is expressed as a percentage of the value of the output transition, a 2V step. Thus, settling time to 0.01% requires an error band of  $\pm 200\mu V$  centered around the final value of 2V.

Settling time, specified in an inverting gain of one, occurs in only 25ns to 0.01% for a 2V step, making the OPA620 one of the fastest settling monolithic amplifiers commercially available. Settling time increases with closed-loop gain and output voltage change as described in the Typical Performance Curves. Preserving settling time requires critical attention to the details as mentioned under "Wiring Precautions." The amplifier also recovers quickly from input overloads. Overload recovery time to linear operation from a 50% overload is typically only 30ns.

In practice, settling time measurements on the OPA620 prove to be very difficult to perform. Accurate measurement is next to impossible in all but the very best equipped labs. Among other things, a fast flat-top generator and high speed oscilloscope are needed. Unfortunately, fast flat-top generators, which settle to 0.01% in sufficient time, are scarce and expensive. Fast oscilloscopes, however, are more commonly available. For best results, a sampling oscilloscope is recommended. Sampling scopes typically have bandwidths that are greater than 1GHz and very low capacitance inputs. They also exhibit faster settling times in response to signals that would tend to overload a real-time oscilloscope.

Figure 7 shows the test circuit used to measure settling time for the OPA620. This approach uses a 16-bit sampling oscilloscope to monitor the input and output pulses. These waveforms are captured by the sampling scope, averaged, and then subtracted from each other in software to produce the error signal. This technique eliminates the need for the traditional “false-summing junction,” which adds extra parasitic capacitance. Note that instead of an additional flat-top generator, this technique uses the scope’s built-in calibration source as the input signal.

### DIFFERENTIAL GAIN AND PHASE

Differential Gain (DG) and Differential Phase (DP) are among the more important specifications for video applications. DG is defined as the percent change in closed-loop gain over a specified change in output voltage level. DP is defined as the change in degrees of the closed-loop phase over the same output voltage change. Both DG and DP are specified at the NTSC sub-carrier frequency of 3.58MHz. DG and DP increase with closed-loop gain and output voltage transition as shown in the Typical Performance Curves. All measurements were performed using a Tektronix model VM700 Video Measurement Set.

### DISTORTION

The OPA620’s harmonic distortion characteristics into a 50Ω load are shown vs frequency and power output in the Typical Performance Curves. Distortion can be further improved by increasing the load resistance as illustrated in Figure 8. Remember to include the contribution of the feedback resistance when calculating the effective load resistance seen by the amplifier.

Two-tone third-order intermodulation distortion (IM) is an important parameter for many RF amplifier applications. Figure 9 shows the OPA620’s two-tone third-order IM intercept vs frequency. For these measurements, tones were spaced 1MHz apart. This curve is particularly useful for determining the magnitude of the third-order IM products as a function of frequency, load resistance, and gain. For example, assume that the application requires the OPA620 to operate in a gain of +2V/V and drive 2Vp-p into 50Ω at a frequency of 10MHz. Referring to Figure 9 we find that the intercept point is +40dBm. The magnitude of the third-order IM products can now be easily calculated from the expression:

$$\text{Third IMD} = 2(\text{OPI}^3\text{P} - \text{P}_o)$$

where  $\text{OPI}^3\text{P}$  = third-order output intercept, dBm

$\text{P}_o$  = output level/tone, dBm/tone

Third IMD = third-order intermodulation ratio below each output tone, dB

For this case  $\text{OPI}^3\text{P} = 40\text{dBm}$ ,  $\text{P}_o = 10\text{dBm}$ , and the third-order  $\text{IMD} = 2(40 - 10) = 60\text{dB}$  below either 10dBm tone. The OPA620’s low IMD makes the device an excellent choice for a variety of RF signal processing applications.




FIGURE 7. Settling Time Test Circuit.




FIGURE 8. 10MHz Harmonic Distortion vs Load Resistance.

### NOISE FIGURE

The OPA620’s voltage and current noise spectral densities are specified in the Typical Performance Curves. For RF applications, however, Noise Figure (NF) is often the preferred noise specification since it allows system noise performance to be more easily calculated. The OPA620’s Noise Figure vs Source Resistance is shown in Figure 10.




FIGURE 9. 2-Tone, 3rd Order Intermodulation Intercept vs Frequency.

### SPICE MODELS

Computer simulation using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for Video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. SPICE models using MicroSim Corporation's PSpice are available for the OPA620. Request Burr-Brown Application Bulletin AB-167.




FIGURE 10. Noise Figure vs Source Resistance.

### RELIABILITY DATA

Extensive reliability testing has been performed on the OPA620. Accelerated life testing (2000 hours) at maximum operating temperature was used to calculate MTTF at an ambient temperature of 25°C. These test results yield MTTF of: Cerdip package = 1.31E+9 Hours, Plastic DIP = 5.02E+7 Hours, and SOIC = 2.94E+7 Hours. Additional tests such as PCT have also been performed. Reliability reports are available upon request for each of the package options offered.

### ENVIRONMENTAL (Q) SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials and fabrication of the device—it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown "Q-Screening" provides environmental screening to our standard industrial products, thus enhancing reliability. The screening illustrated in the following table is performed to selected levels similar to those of MIL-STD-883.

SCREEN	METHOD
Internal Visual	Burr-Brown QC4118
Stabilization Bake	Temperature = 125°C, 24 hrs
Temperature Cycling	Temperature = -55°C to 125°C, 10 cycles
Burn-In Test	Temperature = 125°C, 160 hrs minimum
Hermetic Seal	Fine: He leak rate < 1 X 10 <sup>-10</sup> atm cc/s Gross: per Fluorocarbon bubble test
Electrical Tests	As described in specifications tables.
External Visual	Burr-Brown QC5150

NOTE: Q-Screening is available on SG package only.

### DEMONSTRATION BOARDS

Demonstration boards to speed prototyping are available. Request DEM1135 for 8-Pin DIP, and DEM1136 for SOIC package.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

# APPLICATIONS




FIGURE 11. Video Distribution Amplifier.




FIGURE 12. High-Q 1MHz Bandpass Filter.




FIGURE 13. Low Noise, Wideband FET Input Op Amp.




FIGURE 14. Differential Line Driver for 50Ω or 75Ω Systems.




FIGURE 15. Wideband, Fast-Settling Instrumentation Amplifier.




FIGURE 16. Unity Gain Difference Amplifier.





FIGURE 17. Differential Input Buffer Amplifier ( $G = -2V/V$ ).



# PACKAGE DRAWINGS

Package Number 187 - 8-Pin Ceramic, Side-Graze DP




DIM	INCHES		MILLIMETERS		DIM	INCHES		MILLIMETERS	
	MIN.	MAX.	MIN.	MAX.		MIN.	MAX.	MIN.	MAX.
A	.105	.175	2.67	4.45	3	0	15	0	15
B	.015	.023	0.38	0.58	N				
B1	.038	.060	0.97	1.52	3				
C	.008	.012	0.20	0.30	L				
D	.280	.550	9.65	13.97	S				
E	.290	.325	7.37	8.26					
E1	.100	TYP.	2.54	TYP.					
e1	.100	TYP.	2.54	TYP.					
eA	.125	.175	3.18	4.43					
L	.010	--	0.254	--					
S	.030	.120	0.76	3.05					

NOTES:  
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5-1973.  
 2. LEADS WITHIN 1.3mm (.005) RADIUS OF TRUE POSITION (TP) WITH MAXIMUM MATERIAL CONDITION.  
 3. EX APPLIES TO SPREAD LEADS PRIOR TO INSTALLATION.  
 4. N IS THE NUMBER OF TERMINAL POSITIONS.  
 5. OUTLINES ON WHICH THE SEATING PLANE IS COINCIDENT WITH THE LEAD STANDOFFS ARE NOT REQUIRED, AND B1 MAY EQUAL B ALONG ANY PART OF THE LEAD ABOVE THE SEATING BASE PLANE.  
 6. E1 DOES NOT INCLUDE PARTICLES OF PACKAGE MATERIALS.  
 7. CONTROLLING DIMENSION: INCH.

PACKAGE NUMBER: Z7157  
 JEDEC NUMBER: MO-036  
 REV: B


Package Number 008 - 8-Pin Plastic, Single-Wide DP



DIM	INCHES		MILLIMETERS		DIM	INCHES		MILLIMETERS	
	MIN.	MAX.	MIN.	MAX.		MIN.	MAX.	MIN.	MAX.
A	.015	.15	0.38	3.81	7				
A1	.015	.15	0.38	3.81	N				
B	.014	.022	0.36	0.56	3				
B1	.045	.070	1.14	1.78	L				
C	.008	.015	0.20	0.38	E				
D	.348	.430	8.84	10.92	E1				
D1	.005	--	0.13	--	e				
E	.300	.325	7.62	8.26	e				
E1	.240	.280	6.10	7.11	e				
e	.100	BASIC	2.54	BASIC					
eA	.150	BASIC	3.81	BASIC					
eB	.150	BASIC	3.81	BASIC					
L	.115	.160	2.92	4.06					

NOTES:  
 1. CONTROLLING DIMENSIONS: INCH. IN CASE OF CONFLICT BETWEEN THE INCH DIMENSIONS CONTROL, THE INCH DIMENSIONS CONTROL, DIMENSIONING AND TOLERANCING SHALL APPLY.  
 2. DIMENSIONING AND TOLERANCING SHALL APPLY TO THE LEAD SURFACE.  
 3. DIMENSIONS A, A1, AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.  
 4. D AND E1 DIMENSIONS FOR PLASTIC LEAD PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.25mm).  
 5. LEAD PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.25mm) WITH THE LEAD MEASURED TO PLANE T.  
 6. eB AND eC ARE MEASURED AT THE LEAD TIPS WITH THE LEADS ZERO OR GREATER eC MUST BE ZERO OR GREATER.  
 7. N IS THE MAXIMUM NUMBER OF TERMINAL POSITIONS.  
 8. CORNER LEADS (1, 4, 5, AND 8) FIGURE 2, CONFIGURED AS SHOWN IN FIGURE 2.  
 9. FOR AUTOMATIC INSERTION, ANY RAISED IRREGULARITY ON THE TOP SURFACE (STEP, MESA, ETC.) SHALL BE LOCATED WITHIN THE CROSS-HATCHED AREA.  
 10. THE INDEX AREA SHALL BE LOCATED WITHIN THE CROSS-HATCHED AREA.  
 PACKAGE NUMBER: Z7206  
 JEDEC NUMBER: MS-001  
 REV: D

Package Number 182 - 8-Lead SO-8 Surface Mount



DIM	INCHES		MILLIMETERS		DIM	INCHES		MILLIMETERS	
	MIN.	MAX.	MIN.	MAX.		MIN.	MAX.	MIN.	MAX.
A	.054	.068	1.37	1.73	3				
A1	.004	.009	0.10	0.23	L				
B	.014	.019	0.36	0.48	E				
C	.008	.0098	0.20	0.25	E1				
D	.189	.196	4.80	4.98	e				
E	.150	.157	3.81	3.99	e				
e	.050	BASIC	1.27	BASIC					
eA	.073	.079	1.85	2.00					
eB	.073	.079	1.85	2.00					
L	.016	.050	0.41	1.27					
N	8	8							
O	8	8							
P	8	8							

NOTES:  
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5-1982.  
 2. "D" AND "E" DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .15mm (.006 in.).  
 3. THE CHAMFER ON THE BODY IS OPTIONAL. THE INDEX AREA SHALL BE LOCATED WITHIN THE CROSS-HATCHED AREA.  
 4. "L" IS THE LENGTH OF THE TERMINAL FOR SOLDERING TO A SUBSTRATE.  
 5. "N" IS THE NUMBER OF TERMINAL POSITIONS.  
 6. LEAD TO LEAD COPLANARITY SHALL BE LESS THAN .004 INCHES FROM SEATING PLANE.

PACKAGE NUMBER: Z7182  
 JEDEC NUMBER: MS-012  
 REV: F