



OPA2107

Precision Dual *Difet*® OPERATIONAL AMPLIFIER

FEATURES

- VERY LOW NOISE: $8\text{nV}/\sqrt{\text{Hz}}$ at 10kHz
- LOW V_{os} : $500\mu\text{V}$ max
- LOW DRIFT: $5\mu\text{V}/^\circ\text{C}$ max
- LOW I_B : 5pA max
- FAST SETTLING TIME: $2\mu\text{s}$ to 0.01%
- UNITY-GAIN STABLE

APPLICATIONS


- DATA ACQUISITION
- DAC OUTPUT AMPLIFIER
- OPTOELECTRONICS
- HIGH-IMPEDANCE SENSOR AMPS
- HIGH-PERFORMANCE AUDIO CIRCUITRY
- MEDICAL EQUIPMENT, CT SCANNERS

DESCRIPTION

The OPA2107 dual operational amplifier provides precision **Difet** performance with the cost and space savings of a dual op amp. It is useful in a wide range of precision and low-noise analog circuitry and can be used to upgrade the performance of designs currently using BIFET® type amplifiers.

The OPA2107 is fabricated on a proprietary dielectrically isolated (**Difet**) process. This holds input bias currents to very low levels without sacrificing other important parameters, such as input offset voltage, drift and noise. Laser-trimmed input circuitry yields excellent DC performance. Superior dynamic performance is achieved, yet quiescent current is held to under 2.5mA per amplifier. The OPA2107 is unity-gain stable.

The OPA2107 is available in plastic DIP, metal TO-99, and SOIC packages. Industrial and Military temperature range versions are available.



Difet® Burr-Brown Corp.
BIFET® National Semiconductor

International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706
Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

$T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$ unless otherwise noted.

PARAMETER	CONDITION	OPA2107AM, SM, AP, AU			OPA2107BM			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
OFFSET VOLTAGE⁽¹⁾								
Input Offset Voltage Over Specified Temperature SM Grade	$V_{CM} = 0\text{V}$		100 0.5 0.8 3 96	1mV 2 2.5 10		50 0.2	500 1	μV mV mV $\mu\text{V}/^\circ\text{C}$ dB
Average Drift Over Specified Temperature								
Power Supply Rejection	$V_S = \pm 10 \text{ to } \pm 18\text{V}$	80			84	2 100	5	
INPUT BIAS CURRENT⁽¹⁾								
Input Bias Current Over Specified Temperature SM Grade	$V_{CM} = 0\text{V}$		4 0.25 4	10 1.5 35		2 0.15	5 1	pA nA nA
Input Offset Current Over Specified Temperature SM Grade	$V_{CM} = 0\text{V}$		1 1	8 1 28		0.5	3 0.5	pA nA nA
INPUT NOISE								
Voltage: $f = 10\text{Hz}$ $f = 100\text{Hz}$ $f = 1\text{kHz}$ $f = 10\text{kHz}$ $BW = 0.1 \text{ to } 10\text{Hz}$ $BW = 10 \text{ to } 10\text{kHz}$ Current: $f = 0.1\text{Hz}$ thru 20kHz $BW = 0.1\text{Hz}$ to 10Hz	$R_S = 0$		30 12 9 8 1.2 0.85 1.2 23			*		$\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$ $\mu\text{V}_\text{p-p}$ μV_rms $\text{fA}/\sqrt{\text{Hz}}$ $\text{fA}_\text{p-p}$
INPUT IMPEDANCE								
Differential Common-Mode			$10^{13} \parallel 2$ $10^{14} \parallel 4$			*		$\Omega \parallel \text{pF}$ $\Omega \parallel \text{pF}$
INPUT VOLTAGE RANGE								
Common-Mode Input Range Over Specified Temperature SM Grade		± 10.5 ± 10.2 ± 10	± 11 ± 10.5 ± 10.3			*		V
Common-Mode Rejection	$V_{CM} = \pm 10\text{V}$	80	94		84	100		V dB
OPEN-LOOP GAIN								
Open-Loop Voltage Gain Over Specified Temperature SM Grade	$V_O = \pm 10\text{V}$, $R_L = 2\text{k}\Omega$	82 80 80	96 94 92		84 82	100 96		dB dB dB
DYNAMIC RESPONSE								
Slew Rate Settling Time: 0.1% 0.01% Gain-Bandwidth Product THD + Noise Channel Separation	$G = +1$ $G = -1, 10\text{V Step}$ $G = 100$ $G = +1, f = 1\text{kHz}$ $f = 100\text{Hz}, R_L = 2\text{k}\Omega$	13	18 1.5 2 4.5 0.001 120			*		$\text{V}/\mu\text{s}$ μs μs MHz %
POWER SUPPLY								
Specified Operating Voltage Operating Voltage Range Current		± 4.5	± 15 ± 4.5	± 18 ± 5		*	*	V V mA
OUTPUT								
Voltage Output Over Specified Temperature SM Grade	$R_L = 2\text{k}\Omega$	± 11 ± 10.5 ± 10.2 ± 10	± 12 ± 11.5 ± 11.3 ± 40			*		V V V mA
Short Circuit Current Output Resistance, Open-Loop Capacitive Load Stability		1MHz $G = +1$	70 1000			*		Ω pF
TEMPERATURE RANGE								
Specification AP, AU, AM, BM SM		-25 -55		+85 +125		*	*	$^\circ\text{C}$ $^\circ\text{C}$
Operating AP, AU AM, BM, SM		-25 -55		+85 +125		*	*	$^\circ\text{C}$ $^\circ\text{C}$
Storage AP, AU AM, BM, SM		-40 -65		+125 +150		*	*	$^\circ\text{C}$ $^\circ\text{C}$
Thermal Resistance (θ_{J-A}) AP AU AM, BM, SM			90 175 200			*		$^\circ\text{C}/\text{W}$ $^\circ\text{C}/\text{W}$ $^\circ\text{C}/\text{W}$

* Specifications same as OPA2107AM. NOTE: (1) Specified with devices fully warmed up.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	$\pm 18V$
Input Voltage Range	$\pm V_S \pm 2V$
Differential Input Voltage	Total $V_S \pm 4V$
Operating Temperature M Package	-55°C to +125°C
P and U Packages	-25°C to +85°C
Storage Temperature M Package	-65°C to +150°C
P and U Packages	-40°C to +125°C
Output Short Circuit to Ground ($T_A = +25^\circ C$)	Continuous
Junction Temperature	+175°C
Lead Temperature M and P Packages (soldering, 10s)	+300°C
U Package, SOIC (3s)	+260°C

PACKAGE INFORMATION


MODELS	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
OPA2107AP	Plastic DIP	006
OPA2107AM	Metal TO-99	001
OPA2107BM	Metal TO-99	001
OPA2107SM	Metal TO-99	001
OPA2107AU	SO-8 SOIC	182

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.


ORDERING INFORMATION

MODELS	PACKAGE	SPECIFICATION TEMPERATURE RANGE
OPA2107AP	Plastic DIP	-25 to +85°C
OPA2107AM	Metal TO-99	-25 to +85°C
OPA2107BM	Metal TO-99	-25 to +85°C
OPA2107SM	Metal TO-99	-55 to +125°C
OPA2107AU	SO-8 SOIC	-25 to +85°C

PIN CONFIGURATIONS









DICE INFORMATION









TYPICAL PERFORMANCE CURVES

$T_A = +25^\circ\text{C}$, $V_s = \pm 15\text{V}$ unless otherwise noted.









TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$ unless otherwise noted.



TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{V}$ unless otherwise noted.



APPLICATIONS INFORMATION AND CIRCUITS

The OPA2107 is unity-gain stable and has excellent phase margin. This makes it easy to use in a wide variety of applications.

Power supply connections should be bypassed with capacitors positioned close to the amplifier pins. In most cases, 0.1 μ F ceramic capacitors are adequate. Applications with larger load currents and fast transient signals may need up to 1 μ F tantalum bypass capacitors.

INPUT BIAS CURRENT

The OPA2107's **Difet** input stages have very low input bias current—an order of magnitude lower than BIFET op amps. Circuit board leakage paths can significantly degrade performance. This is especially evident with the SO-8 surface-mount package where pin-to-pin dimensions are particularly small. Residual soldering flux, dirt, and oils, which conduct leakage current, can be removed by proper cleaning. In most instances a two-step cleaning process is adequate using a clean organic solvent rinse followed by de-ionized water. Each rinse should be followed by a 30-minute bake at 85°C.

A circuit board guard pattern effectively reduces errors due to circuit board leakage (Figure 1). By encircling critical high impedance nodes with a low impedance connection at the same circuit potential, any leakage currents will flow harmlessly to the low impedance node. Guard traces should be placed on all levels of a multiple-layer circuit board.




FIGURE 1. Connection of Input Guard.




FIGURE 2. FET Input Instrumentation Amplifier.





FIGURE 3. Precision Instrumentation Amplifier.


The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

PACKAGE DRAWINGS

Package Number 001 - Metal TO-99




Package Number 182 - 8-Lead SOIC



Dim	Inches	Millimeters	No.	Dim	Millimeters	No.	Dim	Millimeters	No.
MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.
A	.335	8.51	9.65	A	.052	.088	.135	.75	1
B	.305	7.75	8.51	A1	.004	.098	0.10	.023	2
C	.65	1.85	4.19	B	.013	.020	.033	.041	3
D	.16	.021	.41	C	.0075	.0098	.020	.025	4
E	.010	.040	.025	D	.189	.1968	.480	.498	5
F	.010	.040	.025	E	.149	.1574	.380	.400	6
G	.200	.205	.508	e	.050	.050	.127	.127	7
H	.028	.034	.071	H	.284	.244	.580	.620	8
J	.029	.045	.074	L	.0099	.0196	.025	.050	9
K	.500	--	.127	L	.016	.050	.41	.127	10
M	.110	.160	.279	N	.095	.105	.241	.267	11
N	.095	.105	.241	PACKAGE NUMBER: 22Z001	REV.: B	JDEC NUMBER: UNKNOWN			

Package Number 006 - 8-Pin Plastic, Single-Wide Dip



Dim	Inches	Millimeters	No.	Dim	Inches	Millimeters	No.	Dim	Millimeters	No.	
MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	
A	—	5.33	1	b1	0.00	.060	.000	.152	.6	1	
A1	.115	.195	2.92	4	b2	0.38	.15	.115	.292	3.61	2
b	.14	.022	.056	5	b3	0.30	.40	.00	.000	.35	3
b2	.045	.070	.144	7.9	b4	0.30	.40	.00	.000	.35	4
b3	.030	.045	.076	1.14	b4	0.30	.40	.00	.000	.35	5
c	.008	.014	.020	0.16	c1	.008	.014	.020	.025	.100	6
D	.359	.400	.902	0.16	D1	.008	.014	.020	.025	.100	7
E	.300	.325	.762	.526	E1	.240	.280	.610	.711	.4	8
E1	.240	.280	.610	.711	E2	.300	.325	.762	.526	.5	9
e3	.30	.30	.762	.526	e4	.30	.30	.762	.526	.5	10
e5	—	—	—	—	e6	—	—	—	—	—	11
e7	—	—	—	—	e8	—	—	—	—	—	12

NOTES:	NOTES:	NOTES:
1. LEADS IN TRUE POSITION WITHIN .010" (.25mm) R @ MMC AT SEATING PLANE.	1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M - 1982.	1. VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE CROSS-HATCHED AREA.
2. PIN NUMBERS SHOWN FOR REFERENCE ONLY. NUMBERS MAY NOT BE MARKED ON PACKAGE.	2. DIMENSIONS DO NOT INCLUDE LEAD THICKNESS, NO LEAD FLASH OR PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .006 IN. 3. DIMENSION "E" DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLUSH EXCLUDED. LEAD PROTRUSIONS SHALL NOT EXCEED .016 IN. (.022 mm).	2. DIMENSION "E" DOES NOT INCLUDE LEAD THICKNESS, NO LEAD FLASH OR PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .006 IN. 3. DIMENSION "E" DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLUSH EXCLUDED. LEAD PROTRUSIONS SHALL NOT EXCEED .016 IN. (.022 mm).
3. THE LEAD WIDTH (".015") IS GREATER THAN THE SEATING PLANE, SHALL NOT EXCEED A MAXIMUM VALUE OF .024 IN. 4. THE CHAMFER ON THE BODY IS OPTIONAL. IF IT IS NOT PRESENT,	4. LEAD TO LEAD COPLANARITY SHALL BE LESS THAN .004 IN. (.10 mm) FROM SEATING PLANE.	4. THE CHAMFER ON THE BODY IS OPTIONAL. IF IT IS NOT PRESENT,
		NOTES: INDEX AREA SEE DETAIL "A" DETAIL "A"