



MPC508A
MPC509A

Single-Ended 8-Channel/Differential 4-Channel CMOS ANALOG MULTIPLEXERS

FEATURES

- **ANALOG OVERVOLTAGE PROTECTION:**
70Vp-p
- **NO CHANNEL INTERACTION DURING**
OVERVOLTAGE
- **BREAK-BEFORE-MAKE SWITCHING**
- **ANALOG SIGNAL RANGE:** $\pm 15V$
- **STANDBY POWER:** 7.5mW typ
- **TRUE SECOND SOURCE**

DESCRIPTION



The MPC508A is an 8-channel single-ended analog multiplexer and the MPC509A is a 4-channel differential multiplexer.

The MPC508A and MPC509A multiplexers have input overvoltage protection. Analog input voltages may exceed either power supply voltage without damaging the device or disturbing the signal path of other channels. The protection circuitry assures that signal fidelity is maintained even under fault conditions that would destroy other multiplexers. Analog inputs can withstand 70Vp-p signal levels and standard ESD tests. Signal sources are protected from short circuits should multiplexer power loss occur; each input presents a 1k Ω resistance under this condition. Digital inputs can also sustain continuous faults up to 4V greater than either supply voltage.

These features make the MPC508A and MPC509A ideal for use in systems where the analog signals originate from external equipment or separately powered sources.

The MPC508A and MPC509A are fabricated with Burr-Brown's dielectrically isolated CMOS technology. The multiplexers are available in a hermetic ceramic or plastic DIP and plastic SOIC packages. Temperature range is $-40^{\circ}C$ to $+85^{\circ}C$.

FUNCTIONAL DIAGRAMS



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706
Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL


Supplies = +15V, -15V; V_{AH} (Logic Level High) = +4.0V, V_{AL} (Logic Level Low) = +0.8V, unless otherwise specified.

PARAMETER	TEMP	MPC508A/509A			UNITS
		MIN	TYP	MAX	
ANALOG CHANNEL CHARACTERISTICS					
V_S , Analog Signal Range	Full	-15		+15	V
R_{ON} , On Resistance ⁽¹⁾	+25°C		1.3	1.5	k Ω
I_S (OFF), Off Input Leakage Current	Full		1.5	1.8	k Ω
	+25°C		0.5		nA
I_D (OFF), Off Output Leakage Current	Full			10	nA
	+25°C		0.2		nA
MPC508A	Full			5	nA
	+25°C			5	nA
MPC509A	Full				nA
	+25°C		4.0		nA
I_D (OFF) with Input Overvoltage Applied ⁽²⁾	Full				μ A
	+25°C		2		nA
I_D (ON), On Channel Leakage Current	Full			10	nA
	+25°C			10	nA
MPC508A	Full			10	nA
	+25°C			10	nA
MPC509A	Full			10	nA
	+25°C			10	nA
I_{DIFF} Differential Off Output Leakage Current (MPC509A Only)	Full			10	nA
DIGITAL INPUT CHARACTERISTICS					
V_{AL} , Input Low Threshold Drive	Full			0.8	V
V_{AH} , Input High Threshold ⁽³⁾	Full	4.0			V
I_A , Input Leakage Current (High or Low) ⁽⁴⁾	Full			1.0	μ A
SWITCHING CHARACTERISTICS					
t_A , Access Time	+25°C		0.5		μ s
	Full			0.6	μ s
t_{OPEN} , Break-Before-Make Delay	+25°C	25	80		ns
t_{ON} (EN), Enable Delay (ON)	+25°C		200		ns
	Full			500	ns
t_{OFF} (EN), Enable Delay (OFF)	+25°C		250		ns
	Full			500	ns
Settling Time (0.1%)	+25°C		1.2		μ s
	(0.01%)		3.5		μ s
"OFF Isolation" ⁽⁵⁾	+25°C	50	68		dB
C_S (OFF), Channel Input Capacitance	+25°C		5		pF
C_D (OFF), Channel Output Capacitance: MPC508A	+25°C		25		pF
	+25°C		12		pF
MPC509A	+25°C		5		pF
C_A , Digital Input Capacitance	25°C		5		pF
C_{DS} (OFF), Input to Output Capacitance	+25°C		0.1		pF
POWER REQUIREMENTS					
P_D , Power Dissipation	Full		7.5		mW
I_+ , Current Pin 1 ⁽⁶⁾	Full		0.7	1.5	mA
I_- , Current Pin 27 ⁽⁶⁾	Full		5	20	μ A

NOTES: (1) $V_{OUT} = \pm 10V$, $I_{OUT} = -100\mu A$. (2) Analog overvoltage = $\pm 33V$. (3) To drive from DTL/TTL circuits. 1k Ω pull-up resistors to +5.0V supply are recommended. (4) Digital input leakage is primarily due to the clamp diodes. Typical leakage is less than 1nA at 25°C. (5) $V_{EN} = 0.8V$, $R_L = 1k\Omega$, $C_L = 15pF$, $V_S = 7V_{rms}$, $f = 100kHz$. Worst-case isolation occurs on channel 4 due to proximity of the output pins. (6) V_{EN} , $V_A = 0V$ or 4.0V.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

PIN CONFIGURATIONS



TRUTH TABLES

MPC508A

A ₂	A ₁	A ₀	EN	"ON" CHANNEL
X	X	X	L	None
L	L	L	H	1
L	L	H	H	2
L	H	L	H	3
L	H	H	H	4
H	L	L	H	5
H	L	H	H	6
H	H	L	H	7
H	H	H	H	8

MPC509A

A ₁	A ₀	EN	"ON" CHANNEL PAIR
X	X	L	None
L	L	H	1
L	H	H	2
H	L	H	3
H	H	H	4

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Voltage between supply pins	44V
V+ to ground	22V
V- to ground	25V
Digital input overvoltage V _{EN} , V _A :	
V _{SUPPLY} (+)	+4V
V _{SUPPLY} (-)	-4V
or 20mA, whichever occurs first.	
Analog input overvoltage V _S :	
V _{SUPPLY} (+)	+20V
V _{SUPPLY} (-)	-20V
Continuous current, S or D	20mA
Peak current, S or D	
(pulsed at 1ms, 10% duty cycle max)	40mA
Power dissipation ⁽²⁾	1.28W
Operating temperature range	-40°C to +85°C
Storage temperature range	-65°C to +150°C

NOTE: (1) Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied.
(2) Derate 1.28mW/°C above T_A = +70°C.

ORDERING INFORMATION

MODEL	PACKAGE	TEMPERATURE RANGE	DESCRIPTION
MPC508AP	16-Pin Plastic DIP	-40°C to +85°C	8-Channel Single-Ended
MPC508AU	16-Pin Plastic SOIC	-40°C to +85°C	8-Channel Single-Ended
MPC508AG	16-Pin Ceramic DIP	-40°C to +85°C	8-Channel Single-Ended
MPC509AP	16-Pin Plastic DIP	-40°C to +85°C	4-Channel Differential
MPC509AU	16-Pin Plastic SOIC	-40°C to +85°C	4-Channel Differential
MPC509AG	16-Pin Ceramic DIP	-40°C to +85°C	4-Channel Differential

PACKAGE INFORMATION

MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
MPC508/509AP	16-Pin Plastic DIP	180
MPC508/509AU	16-Pin Plastic SOIC	211
MPC508/509AG	16-Pin Ceramic	129

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

DISCUSSION OF PERFORMANCE

DC CHARACTERISTICS

The static or dc transfer accuracy of transmitting the multiplexer input voltage to the output depends on the channel ON resistance (R_{ON}), the load impedance, the source impedance, the load bias current and the multiplexer leakage current.

Single-Ended Multiplexer Static Accuracy

The major contributors to static transfer accuracy for single-ended multiplexers are:

- Source resistance loading error;
- Multiplexer ON resistance error;
- and, DC offset error caused by both load bias current and multiplexer leakage current.

Resistive Loading Errors

The source and load impedances will determine the input resistive loading errors. To minimize these errors:

- *Keep loading impedance as high as possible.* This minimizes the resistive loading effects of the source resistance and multiplexer ON resistance. As a guideline, load impedances of $10^8\Omega$, or greater, will keep resistive loading errors to 0.002% or less for 1000Ω source impedances. A $10^6\Omega$ load impedance will increase source loading error to 0.2% or more.
- *Use sources with impedances as low as possible.* 1000Ω source resistance will present less than 0.001% loading error and $10k\Omega$ source resistance will increase source loading error to 0.01% with a 10^8 load impedance.

Input resistive loading errors are determined by the following relationship (see Figure 1).

Source and Multiplexer Resistive Loading Error

$$\epsilon(R_{S+R_{ON}}) = \frac{R_S + R_{ON}}{R_S + R_{ON} + R_L} \times 100\%$$

where R_S = source resistance

R_L = load resistance

R_{ON} = multiplexer ON resistance

Input Offset Voltage

Bias current generates an input OFFSET voltage as a result of the IR drop across the multiplexer ON resistance and source resistance. A load bias current of 10nA will generate an offset voltage of $20\mu V$ if a $1k\Omega$ source is used. In general, for the MPC508A, the OFFSET voltage at the output is determined by:

$$V_{OFFSET} = (I_B + I_L) (R_{ON} + R_S)$$

where I_B = Bias current of device multiplexer is driving

I_L = Multiplexer leakage current

R_{ON} = Multiplexer ON resistance

R_S = source resistance

Differential Multiplexer Static Accuracy

Static accuracy errors in a differential multiplexer are difficult to control, especially when it is used for multiplexing low-level signals with full-scale ranges of 10mV to 100mV.

The matching properties of the multiplexer, source and output load play a very important part in determining the transfer accuracy of the multiplexer. The source impedance unbalance, common-mode impedance, load bias current mismatch, load differential impedance mismatch, and common-mode impedance of the load all contribute errors to the multiplexer. The multiplexer ON resistance mismatch, leakage current mismatch and ON resistance also contribute to differential errors.

The effects of these errors can be minimized by following the general guidelines described in this section, especially for low-level multiplexing applications. Refer to Figure 2.

Load (Output Device) Characteristics

- *Use devices with very low bias current.* Generally, FET input amplifiers should be used for low-level signals less than 50mV FSR. Low bias current bipolar input amplifiers are acceptable for signal ranges higher than 50mV FSR. Bias current matching will determine the input offset.
- The system dc common-mode rejection (CMR) can never be better than the combined CMR of the multiplexer and driven load. System CMR will be less than the device which has the lower CMR figure.
- Load impedances, differential and common-mode, should be $10^{10}\Omega$ or higher.




FIGURE 1. MPC508A DC Accuracy Equivalent Circuit.




FIGURE 2. MPC509A DC Accuracy Equivalent Circuit.

Source Characteristics

- *The source impedance unbalance will produce offset, common-mode and channel-to-channel gain-scatter errors. Use sources which do not have large impedance unbalances if at all possible.*
- *Keep source impedances as low as possible to minimize resistive loading errors.*
- *Minimize ground loops. If signal lines are shielded, ground all shields to a common point at the system analog common.*

If the MPC509A is used for multiplexing high-level signals of $\pm 1V$ to $\pm 10V$ full-scale ranges, the foregoing precautions should still be taken, but the parameters are not as critical as for low-level signal applications.

DYNAMIC CHARACTERISTICS

Settling Time

The gate-to-source and gate-to-drain capacitance of the CMOS FET switches, the RC time constants of the source and the load determine the settling time of the multiplexer.

Governed by the charge transfer relation $i = C (dV/dt)$, the charge currents transferred to both load and source by the analog switches are determined by the amplitude and rise time of the signal driving the CMOS FET switches and the gate-to-drain and gate-to-source junction capacitances as shown in Figures 3 and 4. Using this relationship, one can see that the amplitude of the switching transients, seen at the source and load, decrease proportionally as the capacitance of the load and source increase. The trade-off for reduced switching transient amplitude is increased settling time. In effect, the amplitude of the transients seen at the source and load are:

$$dV_L = (i/C) dt$$

where $i = C (dV/dt)$ of the CMOS FET switches

$C =$ load or source capacitance

The source must then redistribute this charge, and the effect of source resistance on settling time is shown in the Typical Performance Curves. This graph shows the settling time for a 20V step change on the input. The settling time for smaller step changes on the input will be less than that shown in the curve.




FIGURE 3. Settling Time Effects—MPC508A




FIGURE 4. Settling and Common-Mode-Effects—MPC509A

Switching Time

This is the time required for the CMOS FET to turn ON after a new digital code has been applied to the Channel Address inputs. It is measured from the 50 percent point of the address input signal to the 90 percent point of the analog signal seen at the output for a 10V signal change between channels.

Crosstalk

Crosstalk is the amount of signal feedthrough from the three (MPC509A) or seven (MPC508A) OFF channels appearing at the multiplexer output. Crosstalk is caused by the voltage divider effect of the OFF channel, OFF resistance and junction capacitances in series with the R_{ON} and R_S impedances of the ON channel. Crosstalk is measured with a 20Vp-p 1kHz sine wave applied to all OFF channels. The crosstalk for these multiplexers is shown in the Typical Performance Curves.

Common-Mode Rejection (MPC509A Only)

The matching properties of the load, multiplexer and source affect the common-mode rejection (CMR) capability of a differentially multiplexed system. CMR is the ability of the multiplexer and input amplifier to reject signals that are common to both inputs, and to pass on only the signal difference to the output. For the MPC509A, protection is provided for common-mode signals of $\pm 20V$ above the power supply voltages with no damage to the analog switches.

The CMR of the MPC509A and Burr-Brown's INA110 instrumentation amplifier is 110dB at DC to 10Hz ($G = 100$) with a 6dB/octave roll off to 70dB at 1000Hz. This measurement of CMR is shown in the Typical Performance Curves and is made with a Burr-Brown model INA110 instrumentation amplifier connected for gains of 10, 100, and 500.




Factors which will degrade multiplexer and system DC CMR are:

- Amplifier bias current and differential impedance mismatch
- Load impedance mismatch
- Multiplexer impedance and leakage current mismatch
- Load and source common-mode impedance

AC CMR roll off is determined by the amount of common-mode capacitances (absolute and mismatch) from each signal line to ground. Larger capacitances will limit CMR at higher frequencies; thus, if good CMR is desired at higher frequencies, the common-mode capacitances and unbalance of signal lines and multiplexer-to-amplifier wiring must be minimized. Use twisted-shielded-pair signal lines wherever possible.



TYPICAL PERFORMANCE CURVES

Typical at +25°C unless otherwise noted.




SWITCHING WAVEFORMS

TYPICAL AT +25°C UNLESS OTHERWISE NOTED.





PERFORMANCE CHARACTERISTICS AND TEST CIRCUITS

Unless otherwise specified: $T_A = +25$, $V_S = \pm 15V$, $V_{AM} = +4V$, $V_{AL} = 0.8V$.





PERFORMANCE CHARACTERISTICS AND TEST CIRCUITS (CONT)

SUPPLY CURRENT vs TOGGLE FREQUENCY





NOTE: (1) Similar connection for MPC509A.

LEAKAGE CURRENT vs TEMPERATURE




NOTE: (1) Two measurements per channel: +10V/-10V and -10V/+10V. (Two measurements per device for I_b (Off): +10V/-10V and -10V/+10V).

ANALOG INPUT OVERVOLTAGE CHARACTERISTICS




PERFORMANCE CHARACTERISTICS AND TEST CIRCUITS (CONT)



ACCESS TIME vs LOGIC LEVEL (High)



NOTE: (1) Similar connection for MPC509A.





ACCESS TIME WAVEFORM



200ns/Div

ON-CHANNEL CURRENT vs VOLTAGE



INSTALLATION AND OPERATING INSTRUCTIONS

The ENABLE input, pin 2, is included for expansion of the number of channels on a single node as illustrated in Figure 5. With ENABLE line at a logic 1, the channel is selected by the 2-bit (MPC509A) or 3-bit (MPC508A) Channel Select Address (shown in the Truth Tables). If ENABLE is at logic 0, all channels are turned OFF, even if the Channel Address Lines are active. If the ENABLE line is not to be used, simply tie it to +V_{SUPPLY}.

If the +15V and/or -15V supply voltage is absent or shorted to ground, the MPC509A and MPC508A multiplexers will not be damaged; however, some signal feedthrough to the output will occur. Total package power dissipation must not be exceeded.

For best settling speed, the input wiring and interconnections between multiplexer output and driven devices should be kept as short as possible. When driving the digital inputs from TTL, open collector output with pull-up resistors are recommended.

To preserve common-mode rejection of the MPC509A, use twisted-shielded pair wire for signal lines and inter-tier connections and/or multiplexer output lines. This will help common-mode capacitance balance and reduce stray signal pickup. If shields are used, all shields should be connected as close as possible to system analog common or to the common-mode guard driver.

CHANNEL EXPANSION

Single-Ended Multiplexer (MPC508A)

Up to 32 channels (four multiplexers) can be connected to a single node, or up to 64 channels using nine MPC508A multiplexers on a two-tiered structure as shown in Figures 5 and 6.




FIGURE 5. 32-Channel, Single-Tier Expansion.




FIGURE 6. Channel Expansion Up to 64 Channels Using 8 x 8 Two-Tiered Expansion.

Differential Multiplexer (MPC509A)

Single or multitiered configurations can be used to expand multiplexer channel capacity up to 32 channels using a 32 x 1 or 16 channels using a 4 x 4 configuration.

Single-Node Expansion

The 32 x 1 configuration is simply eight (MPC509A) units tied to a single node. Programming is accomplished with a 5-bit counter, using the 2LSBs of the counter to control Channel Address inputs A₀ and A₁ and the 3MSBs of the counter to drive a 1-of-8 decoder. The 1-of-8 decoder then is used to drive the ENABLE inputs (pin 2) of the MPC509A multiplexers.

Two-Tier Expansion


Using a 4 x 4 two-tier structure for expansion to 16 channels, the programming is simplified. A 4-bit counter output does not require a 1-of-8 decoder. The 2LSBs of the counter drive the A₀ and A₁ inputs of the four first-tier multiplexers and the 2MSBs of the counter are applied to the A₀ and A₁ inputs of the second-tier multiplexer.

Single vs Multitiered Channel Expansion

In addition to reducing programming complexity, two-tier configuration offers the added advantages over single-node expansion of reduced OFF channel current leakage (reduced OFFSET), better CMR, and a more reliable configuration if a channel should fail in the ON condition (short). Should a channel fail ON in the single-node configuration, data cannot be taken from any channel, whereas only one channel group is failed (4 or 8) in the multitiered configuration.

PACKAGE DRAWINGS

Package Number 120 - 16-Pin CERDIP




DIM	INCHES		MILLIMETERS		DIM	N	MIN.	MAX.
	MIN.	MAX.	MIN.	MAX.				
A	.753	.885	19.13	22.48	E	16		
B	.280	.295	7.11	7.50	F	16		
C	.015	.030	0.38	0.76	G	16		
D	.010	.025	0.25	0.64	H	16		
E	.100	.100	2.54	BASIC	I	16		
F	.030	.095	0.76	2.41	J	16		
G	.008	.015	0.20	0.38	K	16		
H	.100	.100	2.54	BASIC	L	16		
I	.300	.325	7.62	8.26	M	16		
J	.150	.150	3.81	BASIC	N	16		
K	.020	.050	0.51	1.27	O	16		
L	.115	.160	2.92	4.06	P	16		
M	.005	.010	0.13	0.25	Q	16		
N	.020	.050	0.51	1.27	R	16		
O	.010	.025	0.25	0.64	S	16		
P	.010	.025	0.25	0.64	T	16		
Q	.010	.025	0.25	0.64	U	16		
R	.010	.025	0.25	0.64	V	16		
S	.010	.025	0.25	0.64	W	16		
T	.010	.025	0.25	0.64	X	16		
U	.010	.025	0.25	0.64	Y	16		
V	.010	.025	0.25	0.64	Z	16		
W	.010	.025	0.25	0.64				
X	.010	.025	0.25	0.64				
Y	.010	.025	0.25	0.64				
Z	.010	.025	0.25	0.64				

NOTES:

- LEADS IN TRUE POSITION WITHIN ± 0.02 INCH (0.51 mm) AT SEATING PLANE @ PIN NUMBERS SHOWN FOR REFERENCE ONLY. NUMBERS MAY NOT BE MARKED ON THE PACKAGE.

PACKAGE NUMBER: 7719
JEDEC NUMBER: UNKNOWN
REV: C

Package Number 180 - 16-Pin Plastic, Single-Wide DIP




DIM	INCHES		MILLIMETERS		DIM	N	MIN.	MAX.
	MIN.	MAX.	MIN.	MAX.				
A	.753	.885	19.13	22.48	E	16		
B	.280	.295	7.11	7.50	F	16		
C	.015	.030	0.38	0.76	G	16		
D	.010	.025	0.25	0.64	H	16		
E	.100	.100	2.54	BASIC	I	16		
F	.030	.095	0.76	2.41	J	16		
G	.008	.015	0.20	0.38	K	16		
H	.100	.100	2.54	BASIC	L	16		
I	.300	.325	7.62	8.26	M	16		
J	.150	.150	3.81	BASIC	N	16		
K	.020	.050	0.51	1.27	O	16		
L	.115	.160	2.92	4.06	P	16		
M	.005	.010	0.13	0.25	Q	16		
N	.020	.050	0.51	1.27	R	16		
O	.010	.025	0.25	0.64	S	16		
P	.010	.025	0.25	0.64	T	16		
Q	.010	.025	0.25	0.64	U	16		
R	.010	.025	0.25	0.64	V	16		
S	.010	.025	0.25	0.64	W	16		
T	.010	.025	0.25	0.64	X	16		
U	.010	.025	0.25	0.64	Y	16		
V	.010	.025	0.25	0.64	Z	16		
W	.010	.025	0.25	0.64				
X	.010	.025	0.25	0.64				
Y	.010	.025	0.25	0.64				
Z	.010	.025	0.25	0.64				

NOTES:

- CONTROLLING DIMENSION: INCH. IN CASE OF CONFLICT BETWEEN THE INCH DIMENSIONS CONTROL, THE INCH DIMENSIONS CONTROL.
- DIMENSIONS AND TOLERANCING SHALL BE TO UNLESS OTHERWISE SPECIFIED.
- DIMENSIONS A, A1, AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
- D AND E1 DIMENSIONS FOR PLASTIC PACKAGES SHALL INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.25mm).
- E AND E1 ARE MEASURED WITH THE PACKAGE SEATED IN THE SEATING PLANE PERPENDICULAR TO PLANE 1.

PACKAGE NUMBER: 77180
JEDEC NUMBER: MS-001
REV: D

Package Number 211 - 96-Lead SOIC



DIM	INCHES		MILLIMETERS		DIM	N	MIN.	MAX.
	MIN.	MAX.	MIN.	MAX.				
A	.0926	.1043	2.35	2.65	E	96		
A1	.004	.0118	0.10	0.30	F	96		
B	.013	.020	0.33	0.51	G	96		
C	.0091	.0125	0.23	0.32	H	96		
D	.3977	.4133	10.10	10.50	I	96		
E	.2914	.2992	7.40	7.60	J	96		
F	.030	.030	0.76	BASIC	K	96		
G	.010	.020	0.25	0.51	L	96		
H	.016	.050	0.40	1.27	M	96		
I	.16	.16	4.06	BASIC	N	96		
J	.08	.08	2.03	BASIC	O	96		
K	.010	.020	0.25	0.51	P	96		
L	.010	.020	0.25	0.51	Q	96		
M	.010	.020	0.25	0.51	R	96		
N	.010	.020	0.25	0.51	S	96		
O	.010	.020	0.25	0.51	T	96		
P	.010	.020	0.25	0.51	U	96		
Q	.010	.020	0.25	0.51	V	96		
R	.010	.020	0.25	0.51	W	96		
S	.010	.020	0.25	0.51	X	96		
T	.010	.020	0.25	0.51	Y	96		
U	.010	.020	0.25	0.51	Z	96		
V	.010	.020	0.25	0.51				
W	.010	.020	0.25	0.51				
X	.010	.020	0.25	0.51				
Y	.010	.020	0.25	0.51				
Z	.010	.020	0.25	0.51				

NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982.
- DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED .006 IN.
- DIMENSION "E" DOES NOT INCLUDE INTER-LEAD FLASH OR LEAD FLASH. INTER-LEAD FLASH SHALL NOT EXCEED .010 IN. LEAD FLASH SHALL EXCEED .010 IN. (0.25 mm) PER SIDE.
- THE CHAMFER ON THE BODY IS OPTIONAL. IF IT IS NOT PRESENT.

PACKAGE NUMBER: 77211
JEDEC NUMBER: MS-013-AA
REV: E