FAIRCHILD

SEMICONDUCTOR ™

MM74HCT273
Octal D-Type Flip-Flop with Clear

General Description

The MM74HCT273 utilizes advanced silicon-gate CMOS technology. It has an input threshold and output drive similar to LS-TTL with the low standby power of CMOS.

These positive edge-triggered flip-flops have a common clock and clear-independent Q outputs. Data on a D input, having the specified set-up and hold time, is transferred to the corresponding Q output on the positive-going transition of the clock pulse. The asynchronous clear forces all outputs LOW when it is LOW.

All inputs to this device are protected from damage due to electrostatic discharge by diodes to V_{CC} and ground.

MM74HCT devices are intended to interface TTL and NMOS components to CMOS components. These parts can be used as plug-in replacements to reduce system power consumption in existing designs.

Features

■ Typical propagation delay: 20 ns
■ Low quiescent current: 80 μA maximum (74HCT series)
■ Fanout of 10 LS-TTL loads

Ordering Code:

Order Number	Package Number	Package Description
MM74HCT273WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HCT273SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HCT273MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HCT273N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram

Pin Assignments for DIP, SOIC, SOP and TSSOP

Top View

DS005760.prf

Truth Table

(Each Flip-Flop)

Inputs			Outputs
Clear	Clock	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q0

H = HIGH Level (steady-state)
L = LOW Level (steady-state)
X = Don't Care
↑ = Transition from LOW-to-HIGH level
Q0 = The level of Q before the indicated steady-state input
conditions were established.

Logic Diagram

Absolute Maximum Ratings(Note 1)

(Note 2)

Supply Voltage (V_{CC})	−0.5V to + 7.0V
DC Input Voltage (V_{IN})	−1.5V to V_{CC} + 1.5V
DC Output Voltage (V_{OUT})	−0.5V to V_{CC} + 0.5V
Clamp Diode Current (I_{IK}, I_{OK})	±20 mA
DC Output Current, per Pin (I_{OUT})	±25 mA
DC V_{CC} or GND Current, per Pin (I_{CC})	±50 mA
Storage Temperature Range (T_{STG})	−65°C to + 150°C
Power Dissipation (P_D)	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T_L)	
(Soldering, 10 seconds)	260°C

Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V_{CC})	4.5	5.5	V
DC Input or Output Voltage			
(V_{IN}, V_{OUT})	0	V_{CC}	V
Operating Temperature Range (T_A)	−40	+85	°C
Input Rise or Fall Times			
(t_r, t_f)		500	ns

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power dissipation temperature derating—plastic "N" package: −12 mW/°C from 65°C to 85°C.

DC Electrical Characteristics

V_{CC} = 5V ± 10% unless otherwise specified

Symbol	Parameter	Conditions	T_A = 25°C		T_A = −40°C to 85°C	T_A = −55°C to 125°C	Units
			Typ	Guaranteed Limits			
V_{IH}	Minimum HIGH Level Input Voltage			2.0	2.0	2.0	V
V_{IL}	Maximum LOW Level Input Voltage			0.8	0.8	0.8	V
V_{OH}	Minimum HIGH Level Output Voltage	$V_{IN} = V_{IH}$ or V_{IL}					
		|I_{OUT}| = 20 µA	V_{CC}	V_{CC}−0.1	V_{CC}−0.1	V_{CC}−0.1	V
		|I_{OUT}| = 4.0 mA, V_{CC} = 4.5V	4.2	3.98	3.84	3.7	V
		|I_{OUT}| = 4.8 mA, V_{CC} = 5.5V	5.2	4.98	4.84	4.7	V
V_{OL}	Minimum LOW Level Voltage	$V_{IN} = V_{IH}$ or V_{IL}					
		|I_{OUT}| = 20 µA	0	0.1	0.1	0.1	V
		|I_{OUT}| = 4.0 mA, V_{CC} = 4.5V	0.2	0.26	0.33	0.4	V
		|I_{OUT}| = 4.8 mA, V_{CC} = 5.5V	0.2	0.26	0.33	0.4	V
I_{IN}	Maximum Input Current	$V_{IN} = V_{CC}$ or GND, V_{IH} or V_{IL}		±0.1	±1.0	±1.0	µA
I_{CC}	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0$ µA		8	80	160	µA
		V_{IN} = 2.4V or 0.5V (Note 4)		0.6	0.8	0.9	mA

Note 4: Measured per pin, all other inputs held at V_{CC} or GND.

AC Electrical Characteristics

$V_{CC} = 5V$, $T_A = 25°C$, $C_L = 15$ pF, $t_r = t_f = 6$ ns

Symbol	Parameter	Conditions	Typ	Guaranteed Limits	Units
f_{MAX}	Maximum Operating Frequency		68	30	MHz
t_{PHL}, t_{PLH}	Maximum Propagation Delay from Clock to Q		18	30	ns
t_{PHL}, t_{PLH}	Maximum Propagation Delay from Clear to Q		21	30	ns
t_{REM}	Minimum Removal Time, Clear to Clock		−1	5	ns
t_S	Minimum Set-Up Time D to Clock		6	20	ns
t_H	Minimum Hold Time Clock to D		−3	5	ns
t_W	Minimum Pulse Width Clock or Clear		10	16	ns

AC Electrical Characteristics

$V_{CC} = 5.0V \pm 10\%$, $C_L = 50$ pF, $t_r = t_f = 6$ ns unless otherwise specified

Symbol	Parameter	Conditions	$T_A = 25°C$ Typ	$T_A = 25°C$ Guaranteed Limits	$T_A = -40°C$ to $85°C$	$T_A = -55°C$ to $125°C$	Units
f_{MAX}	Maximum Operating Frequency		68	27	21	18	MHz
t_{PHL}, t_{PLH}	Maximum Propagation Delay from Clock to Q		22	37	46	56	ns
t_{PHL}, t_{PLH}	Maximum Propagation Delay from Clear to Q		25	35	44	52	ns
t_{REM}	Minimum Removal Time Clear to Clock		−1	5	6	7	ns
t_S	Minimum Set-Up Time D to Clock		6	20	25	30	ns
t_H	Minimum Hold Time Clock to D		−3	5	5	5	ns
t_W	Minimum Pulse Width Clock or Clear		10	16	25	30	ns
t_r, t_f	Maximum Input Rise and Fall Time, Clock			500	500	500	ns
t_{THL}, t_{TLH}	Maximum Output Rise and Fall Time		11	15	19	22	ns
C_{PD}	Power Dissipation Capacitance (Note 5)	(Per Flip-Flop)	50				pF
C_{IN}	Maximum Input Capacitance		6	10	10	10	pF

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$, and the no load dynamic current consumption,

$I_S = C_{PD} V_{CC}^2 f + I_{CC}$.

**Physical Dimensions** inches (millimeters) unless otherwise noted

0.496 − 0.512
(12.598 − 13.005)

20 19 18 17 16 15 14 13 12 11

0.394 − 0.419
(10.008 − 10.643)

LEAD NO. 1
IDENT

30° TYP

1 2 3 4 5 6 7 8 9 10

0.010 MAX
(0.254)

0.291 − 0.299
(7.391 − 7.595)

0.010 − 0.029
(0.254 − 0.737) ×45°

8° MAX TYP
ALL LEADS

0.009 − 0.013
(0.229 − 0.330)
TYP ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.016 − 0.050
(0.406 − 1.270)
TYP ALL LEADS

0.093 − 0.104
(2.362 − 2.642)

0.004 − 0.012
(0.102 − 0.305)

SEATING
PLANE

0.014
(0.356)

0.050
(1.270)
TYP

0.008 TYP
(0.203)

0.014 − 0.020 TYP
(0.356 − 0.508)

M20B (REV F)

20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Package Number M20B

20   11

0.295-0.319
(7.5-8.1)

0.205-0.213
(5.2-5.4)

1   10

$\left(\frac{0.71}{1.8}\right)$

0.492-0.500
(12.5-12.7)

0.067-0.083
(1.7-2.1)

0.006-0.010 TYP
(0.15-0.25)

0.006 (0.15)

SEATING
PLANE

0.050 TYP
(1.27)

0.014-0.020 TYP
(0.35-0.50)

0.000-0.010
(0-0.25)

0°-8° TYP

$\left(\frac{0.049}{1.25}\right.$ TYP $\left.\right)$

0.016-0.031 TYP
(0.4-0.8)

M20D (REV B)

20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M20D

# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

6.5±0.1
-A-

0.20
20
11
-C-
4.4±0.1 -B-
6,4
3,2
1
10
0.2 C B A
ALL LEAD TIPS

PIN #1 IDENT.

4.16   7.72
1.78
0.42
0.65

LAND PATTERN RECOMMENDATION

0.1 C
ALL LEAD TIPS

0.90 +0.15 −0.10
1.2 max
-C-
0.1±0.05
0.65
0.19−0.30
0.10M A B S C S

DIMENSIONS ARE IN MILLIMETERS

SEE DETAIL A
0.09−0.20

12.00°
R0.09min
GAGE PLANE
0 − 8°
SEATING PLANE
0.25
0.6±0.1
R0.09min
1.00

DETAIL A

NOTES:

A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AC, REF NOTE 6, DATE 7/93.

B. DIMENSIONS ARE IN MILLIMETERS.

C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.

D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC20

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

N20A (REV G)

20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Package Number N20A

LIFE SUPPORT POLICY

www.fairchildsemi.com