



**ISO103**


## Low-Cost, Internally Powered ISOLATION AMPLIFIER

### FEATURES

- SIGNAL AND POWER IN ONE DOUBLE-WIDE (0.6") SIDE-BRAZED PACKAGE
- 5600Vpk TEST VOLTAGE
- 1500Vrms CONTINUOUS AC BARRIER RATING
- WIDE INPUT SIGNAL RANGE: -10V to +10V
- WIDE BANDWIDTH: 20kHz Small Signal, 20kHz Full Power
- BUILT-IN ISOLATED POWER:  $\pm 10V$  to  $\pm 18V$  Input,  $\pm 50mA$  Output
- MULTICHANNEL SYNCHRONIZATION CAPABILITY (TTL)
- BOARD AREA ONLY 0.72in.<sup>2</sup> (4.6cm<sup>2</sup>)

### APPLICATIONS

- MULTICHANNEL ISOLATED DATA ACQUISITION
- ISOLATED 4-20mA LOOP RECEIVER AND POWER
- POWER SUPPLY AND MOTOR CONTROL
- GROUND LOOP ELIMINATION



### DESCRIPTION

The ISO103 isolation amplifier provides both signal and power across an isolation barrier. The ceramic non-hermetic hybrid package with side-brazed pins contains a transformer-coupled DC/DC converter and a capacitor-coupled signal channel.

Extra power is available on the isolated input side for external input conditioning circuitry. The converter is protected from shorts to ground with an internal current limit, and the soft-start feature limits the initial currents from the power source. Multiple-channel synchronization can be accomplished by applying a TTL clock signal to paralleled Sync pins. The Enable con-

trol is used to turn off transformer drive while keeping the signal channel demodulator active. This feature provides a convenient way to reduce quiescent current for low power applications.

The wide barrier pin spacing and internal insulation allow for the generous 1500Vrms continuous rating. Reliability is assured by 100% barrier breakdown testing that conforms to UL1244 test methods. Low barrier capacitance minimizes AC leakage currents.

These specifications and built-in features make the ISO103 easy to use, as well as providing for compact PC board layouts.

# SPECIFICATIONS

## ELECTRICAL

At  $T_A = +25^\circ\text{C}$  and  $V_{CC2} = \pm 15\text{V}$ ,  $\pm 15\text{mA}$  output current unless otherwise noted.

PARAMETER	CONDITIONS	ISO103			ISO103B			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>ISOLATION</b>								
Rated Continuous Voltage <sup>(1)</sup>								Vrms
AC, 60Hz	$T_{MIN}$ to $T_{MAX}$	1500			*			VDC
DC	$T_{MIN}$ to $T_{MAX}$	2121			*			Vpk
Test Breakdown, 100% AC, 60Hz	10s	5657			*			dB
Isolation-Mode Rejection	1500Vrms, 60Hz		130			*		dB
	2121VDC		160			*		dB
Barrier Impedance			$10^{12} \parallel 9$			*		$\Omega \parallel \text{pF}$
Leakage Current	240Vrms, 60Hz		1	2		*	*	$\mu\text{A}$
<b>GAIN</b>								
Nominal			1			*		V/V
Initial Error			$\pm 0.12$	$\pm 0.3$		$\pm 0.08$	$\pm 0.15$	%FSR
Gain vs Temperature			$\pm 60$	$\pm 100$		$\pm 20$	$\pm 50$	ppm/ $^\circ\text{C}$
Nonlinearity	$V_o = -10\text{V}$ to $10\text{V}$		$\pm 0.026$	$\pm 0.075$		$\pm 0.018$	$\pm 0.050$	%FSR
	$V_o = -5\text{V}$ to $5\text{V}$		$\pm 0.009$			*	$\pm 0.025$	%FSR
<b>INPUT OFFSET VOLTAGE</b>								
Initial Offset			$\pm 20$	$\pm 60$		*	*	mV
vs Temperature			$\pm 300$	$\pm 500$		$\pm 100$	$\pm 250$	$\mu\text{V}/^\circ\text{C}$
vs Power Supplies	$V_{CC2} = \pm 10\text{V}$ to $\pm 18\text{V}$		0.9			*		mV/V
vs Output Supply Load	$I_o = 0$ to $\pm 50\text{mA}$		$\pm 0.3$			*		mV/mA
<b>SIGNAL INPUT</b>								
Voltage Range	Output Voltage in Range	$\pm 10$	$\pm 15$		*	*		V
Resistance			200			*		k $\Omega$
<b>SIGNAL OUTPUT</b>								
Voltage Range		$\pm 10$	$\pm 12.5$		*	*		V
Current Drive		$\pm 5$	$\pm 15$		*	*		mA
Ripple Voltage, 800kHz Carrier			25			*		mVp-p
	400 $\Omega$ /4.7nF (See Figure 4)		5			*		mVp-p
Capacitive Load Drive			1000			*		pF
Voltage Noise			4			*		$\mu\text{V}/\sqrt{\text{Hz}}$
<b>FREQUENCY RESPONSE</b>								
Small Signal Bandwidth			20			*		kHz
Slew Rate			1.5			*		V/ $\mu\text{s}$
Settling Time	0.1%, -10/10V		75			*		$\mu\text{s}$
<b>POWER SUPPLIES</b>								
Rated Voltage, $V_{CC2}$			$\pm 15$			*	*	V
Voltage Range		$\pm 10$		$\pm 18$	*		*	V
Input Current	$I_o = \pm 15\text{mA}$		+90/-4.5			*		mA
	$I_o = 0\text{mA}$		+60/-4.5			*		mA
Ripple Current	No Filter		60			*		mAp-p
	$C_{IN} = 1\mu\text{F}$		3			*		mAp-p
Rated Output Voltage	Load = 15mA	$\pm 14.25$	$\pm 15$	$\pm 15.75$	*	*	*	V
Output	50mA Balanced Load	10				*	*	V
	100mA Single-Ended Loads	10				*	*	V
Load Regulation	Balanced Load		0.3			*		%/mA
Line Regulation			1.12			*		V/V
Output Voltage vs Temperature			2.5			*		mV/ $^\circ\text{C}$
Voltage Balance Error, $\pm V_{CC1}$			0.05			*		%
Voltage Ripple (800kHz)	No External Capacitors		50			*		mVp-p
	$C_{EXT} = 1\mu\text{F}$		5			*		mVp-p
Output Capacitive Load				1			*	$\mu\text{F}$
Sync Frequency	Sync-Pin Grounded <sup>(2)</sup>		1.6			*		MHz
<b>TEMPERATURE RANGE</b>								
Specification		-25		+85	*		*	$^\circ\text{C}$
Operating		-25		+85	*		*	$^\circ\text{C}$
Storage		-25		+125	*		*	$^\circ\text{C}$

\* Specifications same as ISO103.

NOTE: (1) Conforms to UL1244 test methods. 100% tested at 1500Vrms for 1 minute. (2) If using external synchronization with a TTL-level clock, frequency should be between 1.2MHz and 2MHz with a duty-cycle greater than 25%.

## ABSOLUTE MAXIMUM RATINGS

Supply Without Damage .....	±18V
$V_{IN}$ Sense Voltage .....	±50V
Com 1 to Gnd 1 or Com 2 to Gnd 2 .....	±200mV
Enable, Sync .....	0V to $+V_{CC2}$
Continuous Isolation Voltage .....	1500Vrms
$V_{ISO}$ , dv/dt .....	20kV/ $\mu$ s
Junction Temperature .....	150°C
Storage Temperature .....	-25°C to +125°C
Lead Temperature, 10s .....	300°C
Output Short to Gnd 2 Duration .....	Continuous
$\pm V_{CC1}$ to Gnd 1 Duration .....	Continuous




## ELECTROSTATIC DISCHARGE SENSITIVITY

Any integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

## PIN CONFIGURATION



## PACKAGE INFORMATION<sup>(1)</sup>







MODEL	PACKAGE	PACKAGE DRAWING NUMBER
ISO103	24-Pin DIP	231

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.




# TYPICAL PERFORMANCE CURVES

$T_A = +25^\circ\text{C}$ ,  $V_{CC2} = \pm 15\text{VDC}$ ,  $\pm 15\text{mA}$  output current unless otherwise noted.



# TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^\circ\text{C}$ ,  $V_{CC2} = \pm 15\text{VDC}$ ,  $\pm 15\text{mA}$  output current unless otherwise noted.



# THEORY OF OPERATION

The block diagram on the front page shows the isolation amplifier's synchronized signal and power configuration, which eliminate beat frequency interference. A proprietary 800kHz oscillator chip, power MOSFET transformer drivers, patented square core wirebonded transformer, and single chip diode bridge provide power to the input side of the isolation amplifier as well as external loads. The signal channel capacitively couples a duty-cycle encoded signal across the ceramic high-voltage barrier built into the package. A proprietary transmitter-receiver pair of integrated circuits, laser trimmed at wafer level, and coupled through a pair of matched "fringe" capacitors, result in a simple, reliable design.

## SIGNAL AND POWER CONNECTIONS

Figure 1 shows the proper power supply and signal connections. All power supply pins should be bypassed as shown with the  $\pi$  filter for  $+V_{CC2}$ , an option recommended if more than  $\pm 15\text{mA}$  are drawn from the isolated supply. Separate rectifier output pins ( $\pm V_{CC1}$ ) and amplifier supply input pins ( $\pm V_C$ ) allow additional ripple filtering and/or regulation. The separate input and output common pins and output sense are low current inputs tied to the signal source ground, output ground, and output load, respectively, to minimize errors due to IR drop in long conductors. Otherwise, connect Com 1 to Gnd 1, Com 2 to Gnd 2, and Sense to  $V_{OUT}$  at the ISO103 socket. The enable pin may be left open if the ISO103 is continuously operated. If not, a TTL low level will disable the internal DC/DC converter. The Sync input must be grounded for unsynchronized operation while a 1.2MHz to 2MHz TTL clock signal provides synchronization of multiple units.

The ISO103 isolation amplifier contains a transformer-coupled DC/DC converter that is powered from the output side of the isolation amplifier. All power supply pins (1, 2, 3, 4, 14, and 16) of the ISO103 have an internal  $0.1\mu\text{F}$  capacitor to ground.  $L_1$  is used to slow down fast changes in the input current to the DC/DC converter.  $C_1$  is used to help regulate the voltage ripple caused by the current demands of the converter.  $L_1$ ,  $C_1$ , and  $C_2$  are optional, however, recommended for low noise applications.

The DC/DC converter creates an unregulated  $\pm 15\text{V}$  output to  $\pm V_{CC1}$ . If the ISO103 is the only device using the DC/DC converter for power, pins 1 and 2 and pins 3 and 4 can be connected directly without  $C_O$  or  $L_O$  in the circuit. If an external capacitor is used in this configuration, it should not exceed  $1\mu\text{F}$ . This configuration is possible because the isolation amplifier and the DC/DC converter are synchronized internally.

If additional devices are powered by the DC/DC converter of the ISO103, the application may require that the ripple voltage of the ISO103 converter be attenuated. In which case,  $L_O$  and  $C_O$  should be added to the circuit. The inductor is used to attenuate the ripple current and a higher value capacitor can be used to reduce the ripple voltage even further.

## OPTIONAL GAIN AND OFFSET ADJUSTMENTS

Rated gain accuracy and offset performance can be achieved with no external adjustments, but the circuit of Figure 2a may be used to provide a gain trim of  $\pm 0.5\%$  for the values shown; greater range may be provided by increasing the size of  $R_1$  and  $R_2$ . Every  $2\text{k}\Omega$  increase in  $R_1$  will give an additional 1% adjustment range, with  $R_2 \geq 2R_1$ . If safety or convenience dictate location of the adjustment potentiometer on the other side of the barrier from the position shown in Figure 2a, the position of  $R_1$  and  $R_2$  may be reversed.




FIGURE 1. Signal and Power Connections.

Gains greater than 1 may be obtained by using the circuit of Figure 2b. Note that the effect of input referred errors will be multiplied at the output in proportion to the increase in gain. Also, the small-signal bandwidth will be decreased in inverse proportion to the increase in gain. In most instances, a precision gain block at the input of the isolation amplifier will provide better overall performance.




FIGURE 2a. Gain Adjust.




FIGURE 2b. Gain Setting.

Figure 3 shows a method for trimming  $V_{OS}$  of the ISO103. This circuit may be applied to either Signal Com (input or output) as desired for safety or convenience. With the values shown,  $\pm 15V$  supplies and unity gain, the circuit will provide  $\pm 150mV$  adjustment range and  $0.25mV$  resolution with a typical trim potentiometer. The output will have some sensitivity to power supply variations. For a  $\pm 100mV$  trim, power supply sensitivity is  $8mV/V$  at the output.




FIGURE 3.  $V_{OS}$  Adjust.

### OPTIONAL OUTPUT FILTER

Figure 4 shows an optional output ripple filter that reduces the  $800kHz$  ripple voltage to  $<5mV_{p-p}$  without compromising DC performance. The small signal bandwidth is extended above  $30kHz$  as a result of this compensation.




FIGURE 4. Ripple Reduction.

### MULTICHANNEL SYNCHRONIZATION

Synchronization of multiple ISO103s can be accomplished by connecting pin 15 of each device to an external TTL level oscillator, as shown in Figure 7. The PWS750-1 oscillator is convenient because its nominal synchronizing output frequency is  $1.6MHz$ , resulting in a  $800kHz$  carrier in the ISO103 (its nominal unsynchronized value). The open collector output typically switches  $7.5mA$  to a  $0.2V$  low level so that the external pull-up resistor can be chosen for different pull-up voltages as shown in Figure 7. The number of channels synchronized by one PWS750-1 is determined by the total capacitance of the sync voltage conductors. They must be less than  $1000pF$  to ensure TTL level switching at  $800kHz$ . At higher frequencies the capacitance must be proportionally lower.

Customers can supply their own TTL level synchronization logic provided the frequency is between  $1.2MHz$  and  $2MHz$ , and the duty cycle is greater than 25%.

Multichannel synchronization with reduced power dissipation for applications requiring less than  $\pm 15mA$  from  $V_{CC1}$  is accomplished by driving both the Sync input pin (15) and Enable pin (13) with the TTL oscillator as shown in Figure 5.

### ISOLATION BARRIER VOLTAGE

The typical performance of the ISO103 under conditions of barrier voltage stress is indicated in the first two performance curves—Recommended Range of Isolation Voltage and IMR/ Leakage vs Frequency. At low barrier modulation levels, errors can be determined by the IMRR characteristic. At higher barrier voltages, typical performance is obtained as long as the  $dv/dt$  across the barrier is below the shaded area in the first curve. Otherwise, the signal channel will be interrupted, causing the output to distort, and/or shift DC level. This condition is temporary, with normal operation resuming as soon as the transient subsides. Permanent damage to the integrated circuits occurs only if transients exceed  $20kV/\mu s$ . Even in this extreme case, the barrier integrity is assured.

### HIGH VOLTAGE TESTING

The ISO103 was designed to reliably operate with  $1500V_{rms}$  continuous isolation barrier voltage. To confirm barrier integrity, a two-step breakdown test is performed on 100% of the units. First, a  $5600V$  peak,  $60Hz$  barrier potential is

applied for 10s to verify that the dielectric strength of the insulation is above this level. Following this exposure, a 1500Vrms, 60Hz potential is applied for one minute to conform to UL1244. Life-test results show reliable operation under continuous rated voltage and maximum operating temperature conditions.




FIGURE 5. Reduced Power Dissipation.




FIGURE 6. Isolated 4-20mA Instrument Loop.







FIGURE 7. Synchronized-Multichannel Isolation.

# PACKAGE DRAWINGS

Package Number 231 - 24-Pin Ceramic DIP



DIM	INCHES		MILLIMETERS		NOTE	DIM	INCHES		MILLIMETERS		NOTE
	MIN.	MAX.	MIN.	MAX.			MIN.	MAX.	MIN.	MAX.	
A	1.180	1.265	29.97	32.13							
B	.570	.610	14.48	15.49							
C	.310	.375	7.87	9.52							
D	.016	.020	0.41	0.51							
F	.040 TYP.		1.02 TYP.								
G	.100 BASIC		2.54 BASIC								
H	.044	.056	1.12	1.42							
J	.009	.012	0.23	0.30							
K	.125	.180	3.18	4.57							
L	.580	.620	14.73	15.75							
N	.040	.060	1.02	1.52							

NOTES:

- LEADS IN TRUE POSITION WITHIN .010" (.25MM) R @ MMC AT SEATING PLANE.
- PIN NUMBERS SHOWN FOR REFERENCE ONLY. NUMBERS MAY NOT BE MARKED ON PACKAGE.

PACKAGE NUMBER: ZZ231    REV.: D  
 JEDEC NUMBER: NONE