



DIV100

ANALOG DIVIDER

FEATURES

- **HIGH ACCURACY: 0.25% Maximum Error, 40:1 Denominator Range**
- **TWO-QUADRANT OPERATION**
Dedicated Log-Antilog Technique
- **EASY TO USE**
Laser-trimmed to Specified Accuracy
No External Resistors Needed
- **LOW COST**
- **DIP PACKAGE**

APPLICATIONS

- **DIVISION**
- **SQUARE ROOT**
- **RATIOMETRIC MEASUREMENT**
- **PERCENTAGE COMPUTATION**
- **TRANSDUCER AND BRIDGE LINEARIZATION**
- **AUTOMATIC LEVEL AND GAIN CONTROL**
- **VOLTAGE CONTROLLED AMPLIFIERS**
- **ANALOG SIMULATION**


DESCRIPTION

The DIV100 is a precision two-quadrant analog divider offering superior performance over a wide range of denominator input. Its accuracy is nearly two orders of magnitude better than multipliers used for division. It consists of four operational amplifiers and logging transistors integrated into a single monolithic circuit and a laser-trimmed, thin-film resistor network. The electrical characteristics of these devices offer the user guaranteed accuracy without the need for external adjustment — the DIV100 is a complete, single package analog divider.

For those applications requiring higher accuracy than the DIV100 specifies, the capability for optional adjustment is provided. These adjustments allow the user to set scale factor, feedthrough, and output-referred offsets for the lowest total divider error.

The DIV100 also gives the user a precision, temperature-compensated reference voltage for external use.

Designers of industrial process control systems, analytical instruments, or biomedical instrumentation will find the DIV100 easy to use and also a low cost, but highly accurate solution to their analog divider applications.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706
Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL

At $T_A = +25^\circ\text{C}$ and $V_{CC} = \pm 15\text{VDC}$, unless otherwise specified.


PARAMETER	CONDITIONS	DIV100HP			DIV100JP			DIV100KP			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
TRANSFER FUNCTION		$V_O = 10N/D$									
ACCURACY	$R_L \geq 10\text{k}\Omega$										
Total Error											
Initial	$0.25\text{V} \leq D \leq 10\text{V}, N \leq D $		0.7	1.0		0.3	0.5		0.2	0.25	% FSO ⁽¹⁾
vs Temperature	$1\text{V} \leq D \leq 10\text{V}, N \leq D $		0.02	0.05 ⁽²⁾		*	*		*	*	% FSO/ $^\circ\text{C}$
vs Supply	$0.25\text{V} \leq D \leq 1\text{V}, N \leq D $		0.06	0.2 ⁽²⁾		*	*		*	*	% FSO/ $^\circ\text{C}$
Warm-up Time to Rated Performance	$0.25\text{V} \leq D \leq 10\text{V}, N \leq D $		0.15			*			*		% FSO/% Minutes
AC PERFORMANCE	$D = +10\text{V}$ -3dB										
Small-Signal Bandwidth	Small-Signal		350			*			*		kHz
0.5% Amplitude Error	Small-Signal		15			*			*		kHz
0.57° Vector Error	Small-Signal		1000			*			*		Hz
Full-Power Bandwidth	$V_O = \pm 10\text{V}, I_O = \pm 5\text{mA}$		30			*			*		kHz
Slew Rate	$V_O = \pm 10\text{V}, I_O = \pm 5\text{mA}$		2			*			*		V/ μs
Settling Time	$\epsilon = 1\%, \Delta V_O = 20\text{V}$		15			*			*		μs
Overload Recovery	50% Output Overload		4			*			*		μs
INPUT CHARACTERISTICS											
Input Voltage Range											
Numerator	$N \leq D $	± 10			*			*			V
Denominator	$D \geq +250\text{mV}$	± 10			*			*			V
Input Resistance	Either Input		25			*			*		k Ω
OUTPUT CHARACTERISTICS											
Full-Scale Output		± 10			*			*			V
Rated Output											
Voltage	$I_O = \pm 5\text{mA}$	± 10			*			*			V
Current	$V_O = \pm 10\text{V}$	± 5			*			*			mA
Current Limit											
Positive			15	20 ⁽²⁾		*			*		mA
Negative			19	23 ⁽²⁾		*			*		mA
OUTPUT NOISE VOLTAGE	$N = 0\text{V}$										
$f_B = 10\text{Hz to } 10\text{kHz}$											
$D = +10\text{V}$			370			*			*		μVrms
$D = +250\text{mV}$			1			*			*		mVrms
REFERENCE VOLTAGE CHARACTERISTICS, $R_L \geq 10\text{M}\Omega$											
Output Voltage											
Initial	At 25°C	6.5 ⁽²⁾	6.8	7.1 ⁽²⁾	*	*	*	*	*	*	V
vs Supply			± 25			*			*		$\mu\text{V/V}$
Temperature Coefficient			± 50			*			*		ppm/ $^\circ\text{C}$
Output Resistance			3			*			*		k Ω
POWER SUPPLY REQUIREMENTS											
Rated Voltage			± 15			*			*		VDC
Operating Range	Derated Performance	± 12		± 20	*		*	*	*	*	VDC
Quiescent Current											
Positive Supply			5	7 ⁽²⁾		*	*		*	*	mA
Negative Supply			8	10 ⁽²⁾		*	*		*	*	mA
TEMPERATURE RANGE											
Specification		0		+70	*		*	*	*	*	$^\circ\text{C}$
Operating Temperature	Derated Performance	-25		+85	*		*	*	*	*	$^\circ\text{C}$
Storage		-40		+85	*		*	*	*	*	$^\circ\text{C}$

*Same as DIV100HP.

NOTES: (1) FSO is the abbreviation for Full Scale Output. (2) This parameter is untested and is not guaranteed. This specification is established to a 90% confidence level.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

PIN CONFIGURATION



ORDERING INFORMATION

MODEL	TEMPERATURE RANGE	TOTAL INITIAL ERROR (% FSO)
DIV100HP	0°C to +70°C	1.0
DIV100JP	0°C to +70°C	0.5
DIV100KP	0°C to +70°C	0.25

ABSOLUTE MAXIMUM RATINGS

Supply	±20VDC
Internal Power Dissipation ⁽¹⁾	600mW
Input Voltage Range ⁽²⁾	±20VDC
Storage Temperature Range	-40°C to +85°C
Operating Temperature Range	-25°C to 85°C
Lead Temperature (soldering, 10s)	+300°C
Output Short-Circuit Duration ^(1, 3)	Continuous
Junction Temperature	+175°C

NOTES: (1) See General Information section for discussion. (2) For supply voltages less than ±20VDC, the absolute maximum input voltage is equal to the supply voltage. (3) Short-circuit may be to ground only. Rating applies to an ambient temperature of +38°C at rated supply voltage.





PACKAGE INFORMATION

MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
DIV100HP	14-Pin DIP	105
DIV100JP	14-Pin DIP	105
DIV100KP	14-Pin DIP	105

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.







TYPICAL PERFORMANCE CURVES

T_A = +25°C, V_{CC} = ±15VDC, unless otherwise specified.









TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^\circ\text{C}$, $V_{CC} = \pm 15\text{VDC}$, unless otherwise specified.



TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^\circ\text{C}$, $V_{CC} = \pm 15\text{VDC}$, unless otherwise specified.



DEFINITIONS

TRANSFER FUNCTION

The ideal transfer function for the DIV100 is:

$$V_{OUT} = 10N/D$$

where: N = Numerator input voltage
D = Denominator input voltage
10 = Internal scale factor

Figure 1 shows the operating region over the specified numerator and denominator ranges. Note that below the minimum denominator voltage (250mV) operation is undefined.




FIGURE 1. Operating Region.

ACCURACY

Accuracy is specified as a percentage of full-scale output (FSO). It is derived from the total error specification.

TOTAL ERROR

Total error is the deviation of the actual output from the ideal quotient $10N/D$ expressed in percent of FSO (10V); e.g., for the DIV100K:

$$V_{OUT (ACTUAL)} = V_{OUT (IDEAL)} \pm \text{total error,}$$

where: Total error = 0.25%, FSO = 25mV.

It represents the sum of all error terms normally associated with a divider: numerator nonlinearity, denominator nonlinearity, scale-factor error, output-referred numerator and denominator offsets, and the offset due to the output amplifier. Individual errors are not specified because it is their sum that affects the user's application.

SMALL-SIGNAL BANDWIDTH

Small-signal bandwidth is the frequency the output drops to 70% (-3dB) of its DC value. The input signal must be low enough in amplitude to keep the divider's output from becoming slew-rate limited. A rule-of-thumb is to make the output voltage 100mVp-p, when testing this parameter. Small-signal bandwidth is directly proportional to denominator magnitude as described in the Typical Performance Curves.

0.5% AMPLITUDE ERROR

At high frequencies the input-to-output relationship is a complex function that produces both a magnitude and vector error. The 0.5% amplitude error is the frequency at which the magnitude of the output drops 0.5% from its DC value.

0.57° VECTOR ERROR

The 0.57° vector error is the frequency at which a phase error of 0.01 radians occurs. This is the most sensitive measure of dynamic error of a divider.

LINEARITY

Defining linearity for a nonlinear device may seem unnecessary; however, by keeping one input constant the output becomes a linear function of the remaining input. The denominator is the input that is held fixed with a divider. Nonlinearities in a divider add harmonic distortion to the output in the amount of:

$$\text{Percent Distortion} \approx \frac{\text{Percent Nonlinearity}}{\sqrt{2}}$$

FEEDTHROUGH

Feedthrough is the signal at the output for any value of denominator within its rated range, when the numerator input is zero. Ideally, the output should be zero under this condition.

GENERAL INFORMATION

WIRING PRECAUTIONS

In order to prevent frequency instability due to lead inductance of the power supply lines, each power supply should be bypassed. This should be done by connecting a 10μF tantalum capacitor in parallel with a 1000pF ceramic capacitor from the +V_{CC} and -V_{CC} pins to the power supply common. The connection of these capacitors should be as close to the DIV100 as practical.

CAPACITIVE LOADS

Stable operation is maintained with capacitive loads of up to 1000pF, typically. Higher capacitive loads can be driven if a 22Ω carbon resistor is connected in series with the DIV100's output.

OVERLOAD PROTECTION

The DIV100 can be protected against accidental power supply reversal by putting a diode (1N4001 type) in series with each power supply line as shown in Figure 2. This precaution is necessary only in power systems that momentarily reverse polarity during turn-on or turn-off.

If this protection circuit is used, the accuracy of the DIV100 will be degraded by the power supply sensitivity specifica-




FIGURE 2. Overload Protection Circuit.

tion. No other overload protection circuit is necessary. Inputs are internally protected against overvoltages and they are current-limited by at least a 10kΩ series resistor. The output is protected against short circuits to power supply common only.

STATIC SENSITIVITY

No special handling is required. The DIV100 does not use MOS-type transistors. Furthermore, all external leads are protected by resistors against low energy electrostatic discharge (ESD).

INTERNAL POWER DISSIPATION

Figure 3 is the thermal model for the DIV100 where:

- P_{DQ} = Quiescent power dissipation
 $= | +V_{CC} | I_{+QUIESCENT} + | -V_{CC} | I_{-QUIESCENT}$
- P_{DX} = Worst case power dissipation in the output transistor
 $= V_{CC}^2 / 4R_{LOAD}$ (for normal operation)
 $= V_{CC} I_{OUTPUT LIMIT}$ (for short-circuit)
- T_J = Junction temperature (output loaded)
- T_J^* = Junction temperature (no load)
- T_C = Case temperature
- T_A = Ambient temperature
- θ = Thermal resistance

This model is a multiple power source model to provide a more accurate simulation.

The model in Figure 3 must be used in conjunction with the DIV100's absolute maximum ratings of internal power dissipation and junction temperature to determine the derated power dissipation capability of the package.




FIGURE 3. DIV100 Thermal Model.

As an example of how to use this model, consider this problem:

Determine the highest ambient temperature at which the DIV100 may be operated with a continuous short circuit to ground. $V_{CC} = \pm 15VDC$.

$$P_{D(MAX)} = 600mW. T_{J(MAX)} = +175^{\circ}C.$$

$$T_A = T_{J(MAX)} - P_{DQ} (\theta_2 + \theta_3) - P_{DX(SHORT - CIRCUIT)} (\theta_1 + \theta_2 + \theta_3)$$

$$= 175^{\circ}C - 18^{\circ}C - 119^{\circ}C = 38^{\circ}C$$

$$P_{D(ACTUAL)} = P_{DQ} + P_{DX(SHORT - CIRCUIT)} \leq P_{D(MAX)}$$

$$= 255mW + 345mW = 600mW$$

The conclusion is that the device will withstand a short-circuit up to $T_A = +38^{\circ}C$ without exceeding either the 175°C or 600mW absolute maximum limits.

LIMITING OUTPUT VOLTAGE SWING

The negative output voltage swing should be limited to $\pm 11V$, maximum, to prevent polarity inversion and possible system instability. This should be done by limiting the input voltage range.

THEORY OF OPERATION

The DIV100 is a log-antilog divider consisting of four operational amplifiers and four logging transistors integrated into a single monolithic circuit. Its basic principal of operation can be seen by an analysis of the circuit in Figure 4.

The logarithmic equation for a bipolar transistor is:

$$V_{BE} = V_T \ln (I_C / I_S), \quad (1)$$

where: $V_T = kT/q$

k = Boltzmann's constant = 1.381×10^{-23}

T = Absolute temperature in degrees Kelvin

q = Electron charge = 1.602×10^{-19}

I_C = Collector current

I_S = Reverse saturation current




FIGURE 4. One-Quadrant Log-Antilog Divider.




FIGURE 5. DIV100 Two-Quadrant Log-Antilog Circuit.

Applying equation (1) to the four logging transistors gives:

For Q_1 :

$$V_{BE} = V_B - V_E = V_T [\ln(V_{REF}/R_X) - \ln I_S]$$

This leads to:

$$V_1 = -V_T [\ln(V_{REF}/R_X) - \ln I_S]$$

For Q_2 :

$$V_1 - V_2 = V_T [\ln(V_N/R_N) - \ln I_S]$$

For Q_3 :

$$V_3 = -V_T [\ln(V_D/R_D) - \ln I_S]$$

We have now taken the logarithms of the input voltage V_{REF} , V_N , and V_D . Applying equation (1) to Q_4 gives:

$$V_3 - V_2 = V_T [\ln(V_O/R_O) - \ln I_S].$$

Assume V_T and I_S are the same for all four transistors (a reasonable assumption with a monolithic IC). Solving this last equation in terms of the previously defined variables and taking the antilogarithm of the result yields:

$$V_O = \frac{V_{REF} V_N R_O R_D}{V_D R_X R_N} \quad (2)$$

In the DIV100 $V_{REF} = 6.6V$, $R_O = R_N = R_D$, and R_X is such that the transfer function is:

$$V_O = 10N/D \quad (3)$$

where: N = Numerator Voltage
 D = Denominator Voltage

Figure 5 is a more detailed circuit diagram for the DIV100. In addition to the circuitry included in Figure 3, it also shows the resistors (R_3 , R_4 , R_8 , R_9 , and R_{10}) used for level-shifting. This converts the DIV100 to a two-quadrant divider.

The implementation of the transfer function in equation (3) is done using devices with real limitations. For example, the value of the D input must always be positive. If it isn't, Q_3 will no longer conduct, A_3 will become open loop, and its output and the DIV100 output will saturate. This limitation is further restricted in that if the D input is less than +250mV the errors will become substantial. It will still function, but its accuracy will be less.

Still another limitation is that the value of the N input must always be equal to or less than the absolute value of the D input. From equation (3) it can be seen that if this limitation is not met, V_O will try to be greater than the 10V output voltage limit of A_4 .

A limitation that may not be obvious is the effect of source resistance. If the numerator or denominator inputs are driven from a source with more than 10Ω of output resistance, the resultant voltage divider will cause a significant output error. This voltage divider is formed by the source resistance and the DIV100 input resistance. With $R_{SOURCE} = 10\Omega$ and $R_{INPUT(DIV100)} = 25k\Omega$ an error of 0.04% results. This means that the best performance of the DIV100 is obtained by driving its inputs from operational amplifiers.

Note that the reference voltage is brought out to pins 7 and 8. This gives the user a precision, temperature-compensated reference for external use. Its open-circuit voltage is +6.8VDC, typically. Its Thevenin equivalent resistance is 3kΩ. Since the output resistance is a relatively high value, an operational amplifier is necessary to buffer this source as shown in Figure 6. The external amplifier is necessary because current drawn through the 3kΩ resistor will effect the DIV100 scale factor.




FIGURE 6. Buffered Precision Voltage Reference.

OPTION ADJUSTMENTS

Figure 7 shows the connections to make to adjust the DIV100 for significantly better accuracy over its 40-to-1 denominator range.




FIGURE 10. Ratio Control of Water to Hydrochloric Gas.

more active arms whose resistance is a function of the physical quantity, property, or condition that is being measured; e.g., force of compression. For the sake of explanation, the bridge in Figure 13 has only one active arm.

The differential output voltage V_{BA} is:

$$V_{BA} = V_B - V_A = \frac{-V_{EX} \delta}{2(2 + \delta)}$$

a nonlinear function of the resistance change in the active arm. This nonlinearity limits the useful span of the bridge to perhaps $\pm 10\%$ variation in the measured parameter.

Bridge linearization is accomplished using the circuit in Figure 14. The instrumentation amplifier converts the differential output to a single-ended voltage needed to drive the divider. The voltage-divider string makes the numerator and denominator voltages:

$$N = \frac{-V_{EX} \delta R_{IN}}{(2R_1 + 3R_{IN})(2 + \delta)} ; \text{ and,}$$

$$D = \frac{2V_{EX} R_{ID}}{(2R_1 + 3R_{ID})(2 + \delta)}, \text{ respectively,}$$

where: R_{IN} = DIV100 numerator input resistance
 R_{ID} = DIV100 denominator input resistance

Applying these voltages to the DIV100 transfer function gives:

$$V_O = 10N/D = \frac{(2R_1 + 3R_{ID})(R_{IN}\delta) 10}{(2R_1 + 3R_{IN})(2R_{ID})},$$

which reduces to:

$$V_O = -5\delta$$

if the divider's input resistances are equal.




FIGURE 11. Percentage Computation.




FIGURE 12. Time Averaging Computation Circuit.




FIGURE 13. Bridge Circuit.




FIGURE 14. Bridge Linearization Circuit.

The nonlinearity of the bridge has been eliminated and the circuit output is independent of variations in the excitation voltage.

AUTOMATIC GAIN CONTROL

A simple AGC circuit using the DIV100 is shown in Figure 15. The numerator voltage may vary both positive and negative. The divider's output is half-wave rectified and filtered by D_1 , R_3 , and C_2 . It is then compared to the DC reference voltage. If a difference exists, the integrator sends a control signal to the denominator input to maintain a constant output, thus compensating for input voltage changes.

VOLTAGE-CONTROLLED FILTER

Figure 16 shows how to use the DIV100 in the feedback loop of an integrator to form a voltage-controlled filter. The




FIGURE 15. Automatic Gain Control Circuit.

transfer function is:

$$\frac{V_{OUT}(S)}{V_{IN}(S)} = \frac{K}{\tau S + 1}$$

where: $K = -R_2/R_1$

$$\tau = \frac{10 R_2 C}{V_{CONTROL}}$$

This circuit may be used as a single-pole low-pass active filter whose cutoff frequency is linearly proportional to the circuit's control voltage.




FIGURE 16. Voltage-Controlled Filter.

SQUARE ROOT




FIGURE 17. Connection Diagram for Square Root Mode.

