

**DAC7800
DAC7801
DAC7802**

Dual Monolithic CMOS 12-Bit Multiplying DIGITAL-TO-ANALOG CONVERTERS

FEATURES

- TWO D/As IN A 0.3" WIDE PACKAGE
- SINGLE +5V SUPPLY
- HIGH SPEED DIGITAL INTERFACE:
Serial—DAC7800
8 + 4-Bit Parallel—DAC7801
12-Bit Parallel—DAC7802
- MONOTONIC OVER TEMPERATURE
- LOW CROSSTALK: -94dB min
- FULLY SPECIFIED OVER -40°C TO +85°C

APPLICATIONS

- PROCESS CONTROL OUTPUTS
- ATE PIN ELECTRONICS LEVEL SETTING
- PROGRAMMABLE FILTERS
- PROGRAMMABLE GAIN CIRCUITS
- AUTO-CALIBRATION CIRCUITS


DESCRIPTION

The DAC7800, DAC7801 and DAC7802 are members of a new family of monolithic dual 12-bit CMOS multiplying digital-to-analog converters. The digital interface speed and the AC multiplying performance are achieved by using an advanced CMOS process optimized for data conversion circuits. High stability on-chip resistors provide true 12-bit integral and differential linearity over the wide industrial temperature range of -40°C to +85°C.

DAC7800 features a serial interface capable of clocking-in data at a rate of at least 10MHz. Serial data is clocked (edge triggered) MSB first into a 24-bit shift register and then latched into each D/A separately or simultaneously as required by the application. An asynchronous CLEAR control is provided for power-on reset or system calibration functions. It is packaged in a 16-pin 0.3" wide plastic DIP.

DAC7801 has a 2-byte (8 + 4) double-buffered interface. Data is first loaded (level transferred) into the input registers in two steps for each D/A. Then both D/As are updated simultaneously. DAC7801 features an asynchronous CLEAR control. DAC7801 is packaged in a 24-pin 0.3" wide plastic DIP.

DAC7802 has a single-buffered 12-bit data word interface. Parallel data is loaded (edge triggered) into the single D/A register for each D/A. DAC7802 is packaged in a 24-pin 0.3" wide plastic DIP.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706
Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132



SPECIFICATIONS

ELECTRICAL

At $V_{DD} = +5VDC$, $V_{REF A} = V_{REF B} = +10V$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$ unless otherwise noted.

PARAMETER	CONDITIONS	DAC7800/7801/7802K			DAC7800/7801/7802L			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
ACCURACY Resolution Relative Accuracy Differential Nonlinearity Gain Error Gain Temperature Coefficient ⁽¹⁾ Output Leakage Current	Measured Using $R_{FB A}$ and $R_{FB B}$. All Registers Loaded with All 1s. $T_A = +25^{\circ}C$ $T_A = -40^{\circ}C$ to $+85^{\circ}C$	12			*			Bits LSB LSB LSB
								$\pm 1/2$ * ± 1
			2 0.005 3	5 10 150		*	*	ppm/ $^{\circ}C$ nA nA
REFERENCE INPUT Input Resistance Input Resistance Match		6	10 0.5	14 3	*	*	*	k Ω %
DIGITAL INPUTS V_{IH} (Input High Voltage) V_{IL} (Input Low Voltage) I_{IN} (Input Current) C_{IN} (Input Capacitance)	$T_A = +25^{\circ}C$ $T_A = -40^{\circ}C$ to $+85^{\circ}C$	2			*			V V μA μA pF
				0.8 ± 1 ± 10 0.8	0.8 ± 1 ± 10 10		*	*
POWER SUPPLY V_{DD} I_{DD} Power Supply Rejection	V_{DD} from 4.5V to 5.5V	4.5			*		*	V mA %/%
				0.2	5.5 2 0.002		*	*

* Same specification as for DAC7800/7801/7802K.

AC PERFORMANCE

OUTPUT OP AMP IS OPA602.

At $V_{DD} = +5VDC$, $V_{REF A} = V_{REF B} = +10V$, $T_A = +25^{\circ}C$ unless otherwise noted. These specifications are fully characterized but not subject to test.

PARAMETER	CONDITIONS	DAC7800/7801/7802K			DAC7800/7801/7802L			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
OUTPUT CURRENT SETTLING TIME	To 0.01% of Full Scale $R_L = 100\Omega$, $C_L = 13pF$		0.4	0.8		*	*	μs
DIGITAL-TO-ANALOG GLITCH IMPULSE	$V_{REF A} = V_{REF B} = 0V$ $R_L = 100\Omega$, $C_L = 13pF$		0.9			*		nV-s
AC FEEDTHROUGH	$f_{VREF} = 10kHz$		-75	-72		*	*	dB
OUTPUT CAPACITANCE	DAC Loaded with All 0s DAC Loaded with All 1s		30 70	50 100		*	*	pF pF
CHANNEL-TO-CHANNEL ISOLATION $V_{REF A}$ to $I_{OUT B}$ $V_{REF B}$ to $I_{OUT A}$	$f_{VREF A} = 10kHz$ $V_{REF B} = 0V$, Both DACs Loaded with 1s $f_{VREF B} = 10kHz$ $V_{REF A} = 0V$, Both DACs Loaded with 1s	-90	-94		*	*		dB
			-90	-101		*	*	
DIGITAL CROSSTALK	Full Scale Transition $R_L = 100\Omega$, $C_L = 13pF$		0.9			*		nV-s

NOTE: (1) Guaranteed but not tested.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

ABSOLUTE MAXIMUM RATINGS

At $T_A = +25^\circ\text{C}$ unless otherwise noted.

V_{DD} to AGND	0V, +7V
V_{DD} to DGND	0V, +7V
AGND to DGND	-0.3, V_{DD}
Digital Input to DGND	-0.3, $V_{DD} + 0.3$
$V_{REF A}$, $V_{REF B}$ to AGND	$\pm 25\text{V}$
$V_{REF A}$, $V_{REF B}$ to DGND	$\pm 25\text{V}$
$I_{OUT A}$, $I_{OUT B}$ to AGND	-0.3, V_{DD}
Storage Temperature Range	-55°C to $+125^\circ\text{C}$
Operating Temperature Range	-40°C to $+85^\circ\text{C}$
Lead Temperature (soldering, 10s)	$+300^\circ\text{C}$
Junction Temperature	$+175^\circ\text{C}$



ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure.

Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

Digital Inputs: All digital inputs of the DAC780X family incorporate on-chip ESD protection circuitry. This protection is designed and has been tested to withstand five 2500V

PACKAGE INFORMATION

MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
DAC7800KP	16-Pin PDIP	180
DAC7800LP	16-Pin PDIP	180
DAC7800KU	16-Pin SOIC	211
DAC7800LU	16-Pin SOIC	211
DAC7801KP	24-Pin DIP	243
DAC7801LP	24-Pin DIP	243
DAC7801KU	24-Pin SOIC	239
DAC7801LU	24-Pin SOIC	239
DAC7802KP	24-Pin DIP	243
DAC7802LP	24-Pin DIP	243
DAC7802KU	24-Pin SOIC	239
DAC7802LU	24-Pin SOIC	239

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

positive and negative discharges (100pF in series with 1500 Ω) applied to each digital input.


Analog Pins: Each analog pin has been tested to Burr-Brown's analog ESD test consisting of five 1000V positive and negative discharges (100pF in series with 1500 Ω) applied to each pin. AGND, I_{OUT} , and R_{FB} show some sensitivity. Failure to observe ESD handling procedures could result in catastrophic device failure.

ORDERING INFORMATION


MODEL	RELATIVE ACCURACY	GAIN ERROR	PACKAGE
DAC7800KP	$\pm 1\text{LSB}$	$\pm 3\text{LSB}$	16-Pin DIP
DAC7800KU ⁽¹⁾	$\pm 1/2\text{LSB}$	$\pm 1\text{LSB}$	16-Lead SO
DAC7800LP	$\pm 1/2\text{LSB}$	$\pm 1\text{LSB}$	16-Pin DIP
DAC7800LU	$\pm 1/2\text{LSB}$	$\pm 1\text{LSB}$	16-Lead SO
DAC7801KP	$\pm 1\text{LSB}$	$\pm 3\text{LSB}$	24-Pin DIP
DAC7801KU	$\pm 1/2\text{LSB}$	$\pm 1\text{LSB}$	24-Lead SO
DAC7801LP	$\pm 1/2\text{LSB}$	$\pm 1\text{LSB}$	24-Pin DIP
DAC7801LU	$\pm 1/2\text{LSB}$	$\pm 1\text{LSB}$	24-Lead SO
DAC7802KP	$\pm 1\text{LSB}$	$\pm 3\text{LSB}$	24-Pin DIP
DAC7802KU ⁽¹⁾	$\pm 1/2\text{LSB}$	$\pm 1\text{LSB}$	24-Lead SO
DAC7802LP	$\pm 1/2\text{LSB}$	$\pm 1\text{LSB}$	24-Pin DIP
DAC7802LU	$\pm 1/2\text{LSB}$	$\pm 1\text{LSB}$	24-Lead SO

NOTE: (1) Available with Tape and Reel. Add "-TR" to basic model number.


DICE INFORMATION



DAC7800 DIE TOPOGRAPHY



DAC7801 DIE TOPOGRAPHY



DAC7802 DIE TOPOGRAPHY

MECHANICAL INFORMATION

DAC7800	MILS (0.001")	MILLIMETERS
Die Size	131 x 136 ±5	3.33 x 3.07 ±0.13
Die Thickness	20 ±3	0.51 ±0.08
Min. Pad Size	4 x 4	0.10 x 0.10
Metallization		Aluminum

Substrate Bias: +V_{DD}

DAC7801	MILS (0.001")	MILLIMETERS
Die Size	131 x 134 ±5	3.33 x 3.07 ±0.13
Die Thickness	20 ±3	0.51 ±0.08
Min. Pad Size	4 x 4	0.10 x 0.10
Metallization		Aluminum


Substrate Bias: +V_{DD}

DAC7802	MILS (0.001")	MILLIMETERS
Die Size	131 x 121 ±5	3.33 x 3.07 ±0.13
Die Thickness	20 ±3	0.51 ±0.08
Min. Pad Size	4 x 4	0.10 x 0.10
Metallization		Aluminum


Substrate Bias: +V_{DD}

DAC7800

BLOCK DIAGRAM



PIN CONFIGURATION




LOGIC TRUTH TABLE

CLK	UPD A	UPD B	CS	CLR	FUNCTION
X	X	X	X	0	All register contents set to 0's (asynchronous).
X	X	X	1	X	No data transfer.
↓	X	X	0	1	Input data is clocked into input register (location Bit 23) and previous data shifts.
X	0	1	0	1	Input register bits 23 (LSB)—12 (MSB) are loaded into DAC A.
X	1	0	0	1	Input register bits 11 (LSB)—0 (MSB) are loaded into DAC B.
X	0	0	0	1	Input register bits 23 (LSB)—12 (MSB) are loaded into DAC A, and input register bits 11 (LSB)—0 (MSB) are loaded into DAC B.

X = Don't care. ↓ means falling edge triggered.


DATA INPUT FORMAT



DAC7800 (CONT)


TIMING CHARACTERISTICS

V_{DD} = +5V, V_{REF A} = V_{REF B} = +10V, T_A = -40°C to +85°C.




DAC7801

BLOCK DIAGRAM



PIN CONFIGURATION



LOGIC TRUTH TABLE


CLR	UPD	CS	WR	A1	A0	FUNCTION
1	1	1	X	X	X	No Data Transfer
1	1	X	1	X	X	No Data Transfer
0	X	X	X	X	X	All Registers Cleared
1	1	0	0	0	0	DAC A LS Input Register Loaded with DB7-DB0 (LSB)
1	1	0	0	0	1	DAC A MS Input Register Loaded with DB3 (MSB)-DB0
1	1	0	0	1	0	DAC B LS Input Register Loaded with DB7-DB0 (LSB)
1	1	0	0	1	1	DAC B MS Input Register Loaded with DB3 (MSB)-DB0
1	0	1	0	X	X	DAC A, DAC B Registers Updated Simultaneously from Input Registers
1	0	0	0	X	X	DAC A, DAC B Registers are Transparent

X = Don't care.

DAC7801 (CONT)


TIMING CHARACTERISTICS

$V_{DD} = +5V$, $V_{REF A} = V_{REF B} = +10V$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$.




DAC7802

BLOCK DIAGRAM




PIN CONFIGURATION



TIMING CHARACTERISTICS

At $V_{DD} = +5V$, and $T_A = -40^{\circ}C$ to $+85^{\circ}C$.



LOGIC TRUTH TABLE







CSA	CSB	WR	FUNCTION
X	X	1	No Data Transfer
1	1	X	No Data Transfer
$\bar{1}$	$\bar{1}$	0	A Rising Edge on CSA or CSB Loads Data to the Respective DAC
0	1	$\bar{1}$	DAC A Register Loaded from Data Bus
1	0	$\bar{1}$	DAC B Register Loaded from Data Bus
0	0	$\bar{1}$	DAC A and DAC B Registers Loaded from Data Bus

X = Don't care. $\bar{1}$ means rising edge triggered.

TYPICAL PERFORMANCE CURVES

OUTPUT OP AMP IS OPA602.

$T_A = +25^\circ\text{C}$, $V_{DD} = +5\text{V}$.



DISCUSSION OF SPECIFICATIONS

RELATIVE ACCURACY

This term, also known as end point linearity or integral linearity, describes the transfer function of analog output to digital input code. Relative accuracy describes the deviation from a straight line, after zero and full scale errors have been adjusted to zero.

DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the deviation from an ideal 1LSB change in the output when the input code changes by 1LSB. A differential nonlinearity specification of 1LSB maximum guarantees monotonicity.

GAIN ERROR

Gain error is the difference between the full-scale DAC output and the ideal value. The ideal full scale output value for the DAC780X is $-(4095/4096)V_{REF}$. Gain error may be adjusted to zero using external trims as shown in Figures 5 and 7.

OUTPUT LEAKAGE CURRENT

The current which appears at I_{OUTA} and I_{OUTB} with the DAC loaded with all zeros.

OUTPUT CAPACITANCE

The parasitic capacitance measured from I_{OUTA} or I_{OUTB} to AGND.

CHANNEL-TO-CHANNEL ISOLATION

The AC output error due to capacitive coupling from DAC A to DAC B or DAC B to DAC A.

MULTIPLYING FEEDTHROUGH ERROR

The AC output error due to capacitive coupling from V_{REF} to I_{OUT} with the DAC loaded with all zeros.

OUTPUT CURRENT SETTLING TIME

The time required for the output current to settle to within $\pm 0.01\%$ of final value for a full scale step.

DIGITAL-TO-ANALOG GLITCH ENERGY

The integrated area of the glitch pulse measured in nanovolt-seconds. The key contributor to digital-to-analog glitch is charge injected by digital logic switching transients.

DIGITAL CROSSTALK

Glitch impulse measured at the output of one DAC but caused by a full scale transition on the other DAC. The integrated area of the glitch pulse is measured in nanovolt-seconds.

CIRCUIT DESCRIPTION

Figure 1 shows a simplified schematic of one half of a DAC780X. The current from the V_{REFA} pin is switched between I_{OUTA} and AGND by 12 single-pole double-throw CMOS switches. This maintains a constant current in each leg

of the ladder regardless of the input code. The input resistance at V_{REF} is therefore constant and can be driven by either a voltage or current, AC or DC, positive or negative polarity, and have a voltage range up to $\pm 20V$.




FIGURE 1. Simplified Circuit Diagram for DAC A.

A CMOS switch transistor, included in series with the ladder terminating resistor and in series with the feedback resistor, $R_{FB A}$, compensates for the temperature drift of the ON resistance of the ladder switches.

Figure 2 shows an equivalent circuit for DAC A. C_{OUT} is the output capacitance due to the N-channel switches and varies from about 30pF to 70pF with digital input code. The current source I_{LKG} is the combination of surface and junction leakages to the substrate. I_{LKG} approximately doubles every $10^\circ C$. R_O is the equivalent output resistance of the D/A and it varies with input code.




FIGURE 2. Equivalent Circuit for DAC A.

INSTALLATION

ESD PROTECTION

All digital inputs of the DAC780X incorporate on-chip ESD protection circuitry. This protection is designed to withstand 2.5kV (using the Human Body Model, 100pF and 1500Ω). However, industry standard ESD protection methods should be used when handling or storing these components. When not in use, devices should be stored in conductive foam or rails. The foam or rails should be discharged to the destination socket potential before devices are removed.

POWER SUPPLY CONNECTIONS

The DAC780X are designed to operate on $V_{DD} = +5V \pm 10\%$. For optimum performance and noise rejection, power supply decoupling capacitors C_D should be added as shown in the application circuits. These capacitors (1μF tantalum recommended) should be located close to the D/A. AGND and

DGND should be connected together at one point only, preferably at the power supply ground point. Separate returns minimize current flow in low-level signal paths if properly connected. Output op amp analog common (+ input) should be connected as near to the AGND pins of the DAC780X as possible.

WIRING PRECAUTIONS

To minimize AC feedthrough when designing a PC board, care should be taken to minimize capacitive coupling between the V_{REF} lines and the I_{OUT} lines. Similarly, capacitive coupling between DACs may compromise the channel-to-channel isolation. Coupling from any of the digital control or data lines might degrade the glitch and digital crosstalk performance. Solder the DAC780X directly into the PC board without a socket. Sockets add parasitic capacitance (which can degrade AC performance).

AMPLIFIER OFFSET VOLTAGE

The output amplifier used with the DAC780X should have low input offset voltage to preserve the transfer function linearity. The voltage output of the amplifier has an error component which is the offset voltage of the op amp multiplied by the “noise gain” of the circuit. This “noise gain” is equal to $(R_F/R_O + 1)$ where R_O is the output impedance of the D/A I_{OUT} terminal and R_F is the feedback network impedance. The nonlinearity occurs due to the output impedance varying with code. If the 0 code case is excluded (where $R_O = \infty$), the R_O will vary from R to $3R$ providing a “noise gain” variation between $4/3$ and 2 . In addition, the variation of R_O is nonlinear with code, and the largest steps in R_O occur at major code transitions where the worst differential nonlinearity is also likely to be experienced. The nonlinearity seen at the amplifier output is $2V_{OS} - 4V_{OS}/3 = 2V_{OS}/3$. Thus, to maintain good nonlinearity the op amp offset should be much less than $1/2LSB$.

UNIPOLAR CONFIGURATION

Figure 3 shows DAC780X in a typical unipolar (two-quadrant) multiplying configuration. The analog output values versus digital input code are listed in Table II. The operational amplifiers used in this circuit can be single amplifiers such as the OPA602, or a dual amplifier such as the OPA2107. C1 and C2 provide phase compensation to minimize settling time and overshoot when using a high speed operational amplifier.

If an application requires the D/A to have zero gain error, the circuit shown in Figure 4 may be used. Resistors R2 and R4 induce a positive gain error greater than worst-case initial negative gain error. Trim resistors R1 and R3 provide a variable negative gain error and have sufficient trim range to correct for the worst-case initial positive gain error plus the error produced by R2 and R4.

BIPOLAR CONFIGURATION

Figure 5 shows the DAC780X in a typical bipolar (four-quadrant) multiplying configuration. The analog output values versus digital input code are listed in Table III.

DATA INPUT	ANALOG OUTPUT
MSB ↓ ↓ LSB	
1111 1111 1111	$-V_{REF}$ (4095/4096)
1000 0000 0000	$-V_{REF}$ (2048/4096) = $-1/2V_{REF}$
0000 0000 0001	$-V_{REF}$ (1/4096)
0000 0000 0000	0 Volts

TABLE II. Unipolar Output Code.




FIGURE 3. Unipolar Configuration.




FIGURE 4. Unipolar Configuration with Gain Trim.

The operational amplifiers used in this circuit can be single amplifiers such as the OPA602, a dual amplifier such as the OPA2107, or a quad amplifier like the OPA404. C1 and C2 provide phase compensation to minimize settling time and overshoot when using a high speed operational amplifier. The bipolar offset resistors R5–R7 and R8–R10 should be ratio-matched to 0.01% to ensure the specified gain error performance.

If an application requires the D/A to have zero gain error, the circuit shown in Figure 6 may be used. Resistors R2 and R4 induce a positive gain error greater than worst-case initial negative gain error. Trim resistors R1 and R3 provide a variable negative gain error and have sufficient trim range to correct for the worst-case initial positive gain error plus the error produced by R2 and R4.

DATA INPUT		ANALOG OUTPUT	
MSB ↓	↓ LSB		
1111 1111 1111			+V _{REF} (2047/2048)
1000 0000 0001			+V _{REF} (1/2048)
1000 0000 0000			0 Volts
0111 1111 1111			-V _{REF} (1/2048)
0000 0000 0000			-V _{REF} (2048/2048)

TABLE III. Bipolar Output Code.




FIGURE 5. Bipolar Configuration.

APPLICATIONS

12-BIT PLUS SIGN DACS

For a bipolar DAC with 13 bits of resolution, two solutions are possible. As shown in Figure 7, the addition of a precision difference amplifier and a high speed JFET switch provides a 12-bit plus sign voltage-output DAC. When the switch selects the op amp output, the difference amplifier serves as a non-inverting output buffer. If the analog ground side of the switch is selected, the output of the difference amplifier is inverted.

Another option, shown in Figure 8, also produces a 12-bit plus sign output without the additional switch and digital control line.

DIGITALLY PROGRAMMABLE ACTIVE FILTER

DAC780X are shown in Figure 9 in a digitally programmable active filter application. The design is based on the state-variable filter, Burr-Brown UAF42, an active filter topology that offers stable and repeatable filter characteristics.

DAC1 and DAC2 can be updated in parallel with a single word to set the center frequency of the filter. DAC 4, which makes use of the uncommitted op amp in UAF42, sets the Q of the filter. DAC3 sets the gain of the filter transfer function without changing the Q of the filter. The reverse is also true.

The center frequency is determined by $f_c = 1/2\pi RC$ where R is the ladder resistance of the D/A (typical value, 10kΩ) and C the internal capacitor value (1000pF) of the UAF42. External capacitors can be added to lower the center frequency of the filter. But the highest center frequency for this circuit will be about 16kHz because the effective series resistance of the D/A cannot be less than 10kΩ.

Note that the ladder resistance of the D/A may vary from device to device. Thus, for best tracking, DAC2 and DAC3 should be in the same package. Some calibration may be necessary from one filter to another.




FIGURE 6. Bipolar Configuration with Gain Trim.




FIGURE 7. 12-Bit Plus Sign DAC.




FIGURE 8. 13-Bit Bipolar DAC.





FIGURE 9. Digitally Programmable Universal Active Filter.

PACKAGE DRAWINGS


Package Number 180 - 16-Pin Plastic, Single-Wide DIP



DIM	INCHES		MILLIMETERS		N
	MIN.	MAX.	MIN.	MAX.	
A	.015	.020	0.38	0.51	3
A1	.004	.018	0.10	0.30	7
A2	.115	.195	2.92	4.95	3
B	.014	.022	0.36	0.56	2
B1	.045	.070	1.14	1.78	9
C	.091	.075	0.33	0.32	2
D	.745	.840	18.92	21.34	4
E	.050	BASIC	1.27	BASIC	3
H	.394	.419	10.00	10.65	5
E1	.240	.280	6.10	7.11	4
e	.100	BASIC	2.54	BASIC	5
eA	.300	BASIC	7.62	BASIC	5
eB	.430	BASIC	10.92	BASIC	6
eC	.115	.160	2.92	4.06	3

NOTES:
 1. CONTROLLING DIMENSION: INCH.
 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982.
 3. DIMENSIONS WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
 4. D AND E1 DIMENSIONS FOR PLASTIC PACKAGES DO NOT INCLUDE MOLD FLASH, PROTRUSIONS AND GATE BURRS OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.25mm).
 5. E AND eA MEASURED WITH THE LEADS CONstrained TO BE PERPENDICULAR TO PLANE 1.
 6. eB AND eC ARE MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED. eC MUST BE ZERO OR GREATER.
 7. TERMINAL POSITIONS, NUMBER OF TERMINAL POSITIONS, NUMBER OF CORNER LEADS (1, 8, 9, AND 16) MAY BE CONFIGURED AS SHOWN IN FIGURE 2.
 8. ROUNDED LEAD TIPS ARE PERMITTED.
 9. RAISED IRREGULARITY ON THE TOP SURFACE (STEP, MESA, ETC.) SHALL BE SYMMETRICAL ABOUT THE PACKAGE CENTERLINE.
 PACKAGE NUMBER: ZJ180
 JEDEC NUMBER: MS-001
 REV.: D


Package Number 239 - 24-Lead SOIC



DIM	INCHES		MILLIMETERS		N
	MIN.	MAX.	MIN.	MAX.	
A	.015	.020	0.38	0.51	3
A1	.004	.018	0.10	0.30	7
A2	.115	.195	2.92	4.95	3
B	.014	.022	0.36	0.56	2
B1	.045	.070	1.14	1.78	9
C	.091	.075	0.33	0.32	2
D	.745	.840	18.92	21.34	4
E	.050	BASIC	1.27	BASIC	3
H	.394	.419	10.00	10.65	5
E1	.240	.280	6.10	7.11	4
e	.100	BASIC	2.54	BASIC	5
eA	.300	BASIC	7.62	BASIC	5
eB	.430	BASIC	10.92	BASIC	6
eC	.115	.160	2.92	4.06	3

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982.
 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982.
 3. DIMENSIONS A, A1, AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
 4. D AND E1 DIMENSIONS FOR PLASTIC PACKAGES DO NOT INCLUDE MOLD FLASH, PROTRUSIONS AND GATE BURRS OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.25mm).
 5. E AND eA MEASURED WITH THE LEADS CONstrained TO BE PERPENDICULAR TO PLANE 1.
 6. eB AND eC ARE MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED. eC MUST BE ZERO OR GREATER.
 7. TERMINAL POSITIONS, NUMBER OF TERMINAL POSITIONS, NUMBER OF CORNER LEADS (1, 8, 9, AND 16) MAY BE CONFIGURED AS SHOWN IN FIGURE 2.
 8. ROUNDED LEAD TIPS ARE PERMITTED.
 9. RAISED IRREGULARITY ON THE TOP SURFACE (STEP, MESA, ETC.) SHALL BE SYMMETRICAL ABOUT THE PACKAGE CENTERLINE.
 PACKAGE NUMBER: ZJ180
 JEDEC NUMBER: MS-001
 REV.: D


Package Number 211 - 16-Lead SOIC



DIM	INCHES		MILLIMETERS		N
	MIN.	MAX.	MIN.	MAX.	
A	.015	.020	0.38	0.51	3
A1	.004	.018	0.10	0.30	7
A2	.115	.195	2.92	4.95	3
B	.014	.022	0.36	0.56	2
B1	.045	.070	1.14	1.78	9
C	.091	.075	0.33	0.32	2
D	.745	.840	18.92	21.34	4
E	.050	BASIC	1.27	BASIC	3
H	.394	.419	10.00	10.65	5
E1	.240	.280	6.10	7.11	4
e	.100	BASIC	2.54	BASIC	5
eA	.300	BASIC	7.62	BASIC	5
eB	.430	BASIC	10.92	BASIC	6
eC	.115	.160	2.92	4.06	3

NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982.
 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982.
 3. DIMENSIONS A, A1, AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
 4. D AND E1 DIMENSIONS FOR PLASTIC PACKAGES DO NOT INCLUDE MOLD FLASH, PROTRUSIONS AND GATE BURRS OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.25mm).
 5. E AND eA MEASURED WITH THE LEADS CONstrained TO BE PERPENDICULAR TO PLANE 1.
 6. eB AND eC ARE MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED. eC MUST BE ZERO OR GREATER.
 7. TERMINAL POSITIONS, NUMBER OF TERMINAL POSITIONS, NUMBER OF CORNER LEADS (1, 8, 9, AND 16) MAY BE CONFIGURED AS SHOWN IN FIGURE 2.
 8. ROUNDED LEAD TIPS ARE PERMITTED.
 9. RAISED IRREGULARITY ON THE TOP SURFACE (STEP, MESA, ETC.) SHALL BE SYMMETRICAL ABOUT THE PACKAGE CENTERLINE.
 PACKAGE NUMBER: ZJ180
 JEDEC NUMBER: MS-001
 REV.: D

Package Number 243 - 24-Pin Plastic, Single-Wide DIP



DIM	INCHES		MILLIMETERS		N
	MIN.	MAX.	MIN.	MAX.	
A	.015	.020	0.38	0.51	3
A1	.004	.018	0.10	0.30	7
A2	.115	.195	2.92	4.95	3
B	.014	.022	0.36	0.56	2
B1	.045	.070	1.14	1.78	9
C	.091	.075	0.33	0.32	2
D	1.230	1.280	31.24	32.51	4
D1	.005	---	0.13	---	4
H	.300	.325	7.62	8.26	5
E1	.240	.280	6.10	7.11	4
e	.100	BASIC	2.54	BASIC	5
eA	.300	BASIC	7.62	BASIC	5
eB	.430	BASIC	10.92	BASIC	6
eC	.060	.060	0.00	1.52	6

NOTES:
 1. ALL DIMENSIONS ARE IN INCHES.
 2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982.
 3. DIMENSIONS A, A1, AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
 4. D, D1, AND E1 DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.25mm).
 5. E AND eA MEASURED WITH THE LEADS CONstrained TO BE PERPENDICULAR TO PLANE 1.
 6. eB AND eC ARE MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED. eC MUST BE ZERO OR GREATER.
 7. N IS THE MAXIMUM OF TERMINAL POSITIONS.
 8. POINTED OR ROUNDED LEAD TIPS ARE PREFERRED TO EASE INSERTION.
 9. LEAD TIP DIMENSIONS FOR PLASTIC PACKAGES SHALL NOT EXCEED .010 (0.25mm).
 10. DIMENSIONS A, A1, AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
 11. DAMBAR PROTRUSIONS TO BE INCLUDED IN DIMENSIONS A, A1, AND L SHALL NOT EXCEED .010 (0.25mm).
 12. FOR AUTOMATIC INSERTION, ANY DAMBAR PROTRUSION MUST BE LOCATED WITHIN THE CROSS-HATCHED AREA.
 13. DIMENSIONS A, A1, AND L SHALL BE SYMMETRICAL ABOUT THE LATERAL AND LONGITUDINAL PACKAGE CENTERLINE.
 PACKAGE NUMBER: ZJ243
 JEDEC NUMBER: MS-001-AF
 REV.: D