

**BUF600**  
**BUF601**

## HIGH-SPEED BUFFER AMPLIFIER

### FEATURES

- OPEN-LOOP BUFFER
- HIGH-SLEW RATE: 3600V/ $\mu$ s, 5.0Vp-p
- BANDWIDTH: 320MHz, 5.0Vp-p  
900MHz, 0.2Vp-p
- LOW INPUT BIAS CURRENT: 0.7 $\mu$ A/1.5 $\mu$ A
- LOW QUIESCENT CURRENT: 3mA/6mA
- GAIN FLATNESS: 0.1dB, 0 to 300MHz

### DESCRIPTION

The BUF600 and BUF601 are monolithic open-loop unity-gain buffer amplifiers with a high symmetrical slew rate of up to 3600V/ $\mu$ s and a very wide bandwidth of 320MHz at 5Vp-p output swing. They use a complementary bipolar IC process, which incorporates pn-junction isolated high-frequency NPN and PNP transistors to achieve high-frequency performance previously unattainable with conventional integrated circuit technology.

Their unique design offers a high-performance alternative to expensive discrete or hybrid solutions.

The BUF600 and BUF601 feature low quiescent current, low input bias current, small signal delay time and phase shift, and low differential gain and phase errors.


The BUF600 with 3mA quiescent current is well-suited for operation between high-frequency processing stages. It demonstrates outstanding performance even in feedback loops of wide-band amplifiers or phase-locked loop systems.

### APPLICATIONS

- VIDEO BUFFER/LINE DRIVER
- INPUT/OUTPUT AMPLIFIER FOR MEASUREMENT EQUIPMENT
- PORTABLE SYSTEMS
- TRANSMISSION SYSTEMS
- TELECOMMUNICATIONS
- HIGH-SPEED ANALOG SIGNAL PROCESSING
- ULTRASOUND

The BUF601 with 6mA quiescent current and therefore lower output impedance can easily drive 50 $\Omega$  inputs or 75 $\Omega$  systems and cables.

The broad range of analog and digital applications extends from decoupling of signal processing stages, impedance transformation, and input amplifiers for RF equipment and ATE systems to video systems, distribution fields, IF/communications systems, and output drivers for graphic cards.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706  
Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

# SPECIFICATIONS

## DC SPECIFICATION

At  $V_{CC} = \pm 5V$ ,  $R_{LOAD} = 10k\Omega$ ,  $R_{SOURCE} = 50\Omega$ , and  $T_{AMB} = +25^{\circ}C$ , unless otherwise noted.

PARAMETER	CONDITIONS	BUF600AP, AU			BUF601AP, AU			UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX		
<b>INPUT OFFSET VOLTAGE</b> Initial vs Temperature vs Supply (tracking) vs Supply (non-tracking) vs Supply (non-tracking)	$V_{CC} = \pm 4.5V$ to $\pm 5.5V$ $V_{CC} = +4.5V$ to $+5.5V$ $V_{CC} = -4.5V$ to $-5.5V$		$\pm 15$ 9	$\pm 30$		$\pm 15$ 25	$\pm 30$	mV $\mu V/^{\circ}C$	
		-54	-72		-54	-77		dB	
			-55			-55			dB
			-54			-54			dB
<b>INPUT BIAS CURRENT</b> Initial vs Temperature vs Supply (tracking) vs Supply (non-tracking) vs Supply (non-tracking)	$V_{CC} = \pm 4.5V$ to $\pm 5.5V$ $V_{CC} = +4.5V$ to $+5.5V$ $V_{CC} = -4.5V$ to $-5.5V$		+3.5 0.4	-2.5/+5		+3.5 0.7	-5/+10	$\mu A$ $nA/^{\circ}C$	
			0.15			0.3		$\mu A/V$	
			0.5			0.5		$\mu A/V$	
			20			20		$nA/V$	
<b>INPUT IMPEDANCE</b>			4.8    1		2.5    1		$M\Omega$    pF		
<b>INPUT NOISE</b> Voltage Noise Density Signal-to-Noise Ratio	f = 100kHz to 100MHz S/N = 20 Log (0.7/(Vn • $\sqrt{5MHz}$ ))		5.2			4.8		$nV/\sqrt{Hz}$	
			95			96		dB	
<b>TRANSFER CHARACTERISTICS</b>	Voltage Gain; $V_{IN} = \pm 2.5V$ $R_{LOAD} = 100\Omega$ $R_{LOAD} = 200\Omega$ $R_{LOAD} = 10k\Omega$					0.95		V/V	
			0.96			0.99		V/V	
			0.99					V/V	
<b>RATED OUTPUT</b> Voltage Output  DC Current Output Output Impedance	$V_{IN} = \pm 2.7V$ $R_{LOAD} = 100\Omega$ $R_{LOAD} = 200\Omega$ DC, $R_{LOAD} = 100\Omega$				$\pm 2.5$	$\pm 2.6$		V V	
		$\pm 2.5$	$\pm 2.6$		$z \pm 20$			mA	
			6.2			3.6		$\Omega$	
<b>POWER SUPPLY</b> Rated Voltage Derated Performance Quiescent Current			$\pm 5$			$\pm 5$		V	
		$\pm 4.5$		$\pm 5.5$	$\pm 4.5$		$\pm 5.5$	V	
		$\pm 2.6$	$\pm 3$	$\pm 3.4$	$\pm 5.4$	$\pm 6$	$\pm 6.6$	mA	
<b>TEMPERATURE RANGE</b> Specification Storage		-40		85	-40		85	$^{\circ}C$	
		-40		125	-40		125	$^{\circ}C$	

## AC SPECIFICATION

At  $V_{CC} = \pm 5V$ ,  $R_{LOAD} = 200\Omega$  (BUF600) and  $100\Omega$  (BUF601),  $R_{SOURCE} = 50\Omega$ , and  $T_{AMB} = +25^{\circ}C$ , unless otherwise noted.

PARAMETER	CONDITIONS	BUF600AP, AU			BUF601AP, AU			UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX		
<b>FREQUENCY DOMAIN</b>									
<b>LARGE SIGNAL BANDWIDTH</b> (-3dB)	$V_O = 5Vp-p$ , $C_{OUT} = 1pF$ $V_O = 2.8Vp-p$ , $C_{OUT} = 1pF$ $V_O = 1.4Vp-p$ , $C_{OUT} = 1pF$		320			320		MHz	
			400			400		MHz	
			700			700		MHz	
<b>SMALL SIGNAL BANDWIDTH</b>	$V_O = 0.2Vp-p$ , $C_{OUT} = 1pF$		650			900		MHz	
<b>GROUP DELAY TIME</b>			250			200		ps	
<b>DIFFERENTIAL GAIN</b>	$V_{IN} = 0.3Vp-p$ , $f = 4.43MHz$ $V = 0$ to $0.7V$ BUF600 $R_{LOAD} = 200\Omega$ $R_{LOAD} = 1k\Omega$ BUF601 $R_{LOAD} = 100\Omega$ $R_{LOAD} = 500\Omega$		0.5					%	
			0.075			0.4		%	
						0.05			%
									%
<b>DIFFERENTIAL PHASE</b>	$V_{IN} = 0.3Vp-p$ , $f = 4.43MHz$ $V = 0$ to $0.7V$ BUF600 $R_{LOAD} = 200\Omega$ $R_{LOAD} = 1k\Omega$ BUF601 $R_{LOAD} = 100\Omega$ $R_{LOAD} = 500\Omega$		0.02					Degrees	
			0.04			0.025		Degrees	
						0.03		Degrees	

## AC-SPECIFICATIONS (CONT)

At  $V_{CC} = \pm 5V$ ,  $R_{LOAD} = 200\Omega$  (BUF600) and  $100\Omega$  (BUF601),  $R_{SOURCE} = 50\Omega$ , and  $T_{AMB} = +25^\circ C$ , unless otherwise noted.

PARAMETER	CONDITIONS	BUF600AP, AU			BUF601AP, AU			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>HARMONIC DISTORTION</b> Second Harmonic Third Harmonic Second Harmonic Third Harmonic Second Harmonic Third Harmonic	f = 10MHz, $V_O = 1.4V_{p-p}$		-65			-65		dBc
			-64			-67		dBc
	f = 30MHz, $V_O = 1.4V_{p-p}$		-51			-59		dBc
			-56			-62		dBc
	f = 50MHz, $V_O = 1.4V_{p-p}$		-43			-53		dBc
			-48			-54		dBc
<b>GAIN FLATNESS PEAKING</b>	$V_O = 0.4V_{p-p}$ , DC to 30MHz $V_O = 0.4V_{p-p}$ , 30MHz to 300MHz		0.01			0.005		dB
			0.3			0.1		dB
<b>LINEAR PHASE DEVIATION</b>	$V_O = 0.4V_{p-p}$ , DC to 30MHz $V_O = 0.4V_{p-p}$ , 30 to 300MHz		5.5			3.8		Degrees
			55			45		Degrees
<b>TIME DOMAIN</b>								
<b>RISE TIME</b>	10% to 90%, 700ps 1.4Vp-p Step 2.8Vp-p Step 5.0Vp-p Step		0.82			0.87		ns
			0.97			0.95		ns
			1.18			1.13		ns
<b>SLEW RATE</b>	$V_O = 1.4V_{p-p}$ $V_O = 2.8V_{p-p}$ $V_O = 5.0V_{p-p}$		1500			1500		V/ $\mu$ s
			2400			2400		V/ $\mu$ s
			3400			3600		V/ $\mu$ s

## ABSOLUTE MAXIMUM RATINGS

Power Supply Voltage .....	$\pm 6V$
Input Voltage <sup>(1)</sup> .....	$\pm V_{CC} \pm 0.7V$
Operating Temperature .....	$-40^\circ C$ to $+85^\circ C$
Storage Temperature .....	$-40^\circ C$ to $+125^\circ C$
Junction Temperature .....	$+150^\circ C$
Lead Temperature (soldering, 10s) .....	$+300^\circ C$

NOTE: (1) Inputs are internally diode-clamped to  $\pm V_{CC}$ .

## PACKAGE INFORMATION

MODEL	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>
BUF600AP	Plastic 8-Pin DIP	006
BUF600AU	SO-8 Surface-Mount	182
BUF601AP	Plastic 8-Pin DIP	006
BUF601AU	SO-8 Surface-Mount	182

## ORDERING INFORMATION


MODEL	PACKAGE	TEMPERATURE RANGE
BUF600AP	Plastic 8-Pin DIP	$-40^\circ C$ to $+85^\circ C$
BUF600AU	SO-8 Surface-Mount	$-40^\circ C$ to $+85^\circ C$
BUF601AP	Plastic 8-Pin DIP	$-40^\circ C$ to $+85^\circ C$
BUF601AU	SO-8 Surface-Mount	$-40^\circ C$ to $+85^\circ C$

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## FUNCTIONAL DESCRIPTION

FUNCTION	DESCRIPTION
In	Analog Input
Out	Analog Output
+V <sub>CC</sub>	Positive Supply Voltage; typical +5VDC
-V <sub>CC</sub>	Negative Supply Voltage; typical -5VDC

## PIN CONFIGURATION



## DICE INFORMATION

12C01786 061414A

BB

H □ □ □ □ E □ □ □ □ D □ □ □ □ H

PAD	FUNCTION
1	Analog Input
2	-5V Supply
3	-5V, Output
4	Analog Output
5	+5V Supply, Output
6	+5V Supply

Substrate Bias: Negative Supply  
 NC: No Connection  
 Wire Bonding: Gold wire bonding is recommended.

### MECHANICAL INFORMATION

	MILS (0.001")	MILLIMETERS
Die Size	39 x 42 ±5	0.99 x 1.07 ±0.13
Die Thickness	14 ±1	0.55 ±0.025
Minimum Pad Size	4 x 4	0.10 x 0.10
Backing: Titanium	0.02 +0.05-0.0	0.0005 +0.0013-0.0
Gold	0.30 ±0.05	0.0076 ±0.0013

**BUF600 AND BUF601 DIE TOPOGRAPHY**

## INPUT PROTECTION

Static damage has been well recognized for MOSFET devices, but any semiconductor device deserves protection from this potentially damaging source. The BUF600 and BUF601 incorporate on-chip ESD protection diodes as shown in Figure 1. This eliminates the need for the user to add external protection diodes, which can add capacitance and degrade AC performance.








FIGURE 1. Internal ESD Protection.

All input pins on the BUF600 and BUF601 are internally protected from ESD by means of a pair of back-to-back reverse-biased diodes to the power supplies as shown. These diodes will begin to conduct when the input voltage exceeds either power supply by about 0.7V. This situation can occur with loss of the amplifier's power supplies while a signal source is still present. The diodes can typically withstand a continuous current of 30mA without destruction. To insure long term reliability, however, the diode current should be externally limited to 10mA or so whenever possible.

The internal protection diodes are designed to withstand 2.5kV (using the Human Body Model) and will provide adequate ESD protection for most normal handling procedures. However, static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision amplifiers, this may cause a noticeable degradation of offset and drift. Therefore, static protection is strongly recommended when handling the BUF600 and BUF601.







## TYPICAL PERFORMANCE CURVES

At  $V_{CC} = \pm 5V$ ,  $R_{LOAD} = 10k\Omega$ , and  $T_A = 25^\circ C$  unless otherwise noted.









# TYPICAL PERFORMANCE CURVES (CONT)

At  $V_{CC} = \pm 5V$ ,  $R_{LOAD} = 10k\Omega$ , and  $T_A = 25^\circ C$  unless otherwise noted.









# TYPICAL PERFORMANCE CURVES (CONT)

At  $V_{CC} = \pm 5V$ ,  $R_{LOAD} = 100\Omega$  (BUF601),  $R_{LOAD} = 200\Omega$  (BUF600), and  $T_A = 25^\circ C$  unless otherwise noted.



# TYPICAL PERFORMANCE CURVES (CONT)







At  $V_{CC} = \pm 5V$ ,  $R_{LOAD} = 100\Omega$  (BUF601),  $R_{LOAD} = 200\Omega$  (BUF600), and  $T_A = 25^\circ C$  unless otherwise noted.







# TYPICAL PERFORMANCE CURVES (CONT)

At  $V_{CC} = \pm 5V$ ,  $R_{LOAD} = 100\Omega$  (BUF601),  $R_{LOAD} = 200\Omega$  (BUF600), and  $T_A = 25^\circ C$  unless otherwise noted.



# TYPICAL PERFORMANCE CURVES (CONT)

At  $V_{CC} = \pm 5V$ ,  $R_{LOAD} = 100\Omega$  (BUF601),  $R_{LOAD} = 200\Omega$  (BUF600), and  $T_A = 25^\circ C$  unless otherwise noted.



## DISCUSSION OF PERFORMANCE

The BUF600 and BUF601 are fabricated using a high-performance complementary bipolar process, which provides high-frequency NPN and PNP transistors with gigahertz transition frequencies ( $f_T$ ). Power supplies are rated at  $\pm 6V$  maximum, with the data sheet parameters specified at  $\pm 5V$  supplies. The BUF600 and BUF601 are 3-stage open-loop buffer amplifiers consisting of complementary emitter followers with a symmetrical class AB Darlington output stage. The complementary structure provides both sink and source current capability independent of the output voltage, while maintaining constant output and input impedances. The amplifiers use no feedback, so their low-frequency gain is slightly less than unity and somewhat dependent on loading. The optimized input stage is responsible for the high slew rate of up to  $3600V/\mu s$ , wide large signal bandwidth of 320MHz, and quiescent current reduction to  $\pm 3mA$  (BUF600) and  $\pm 6mA$  (BUF601). These features yield an excellent large signal bandwidth/quiescent current ratio of 320MHz, 5Vp-p at 3mA/6mA quiescent current. The complementary emitter followers of the input stage work with current sources as loads. The internal PTAT power supply controls their quiescent current and with its temperature characteristics keeps the transconductance of the buffer amplifiers constant. The Typical Performance Curves show the quiescent current variation versus temperature.

The cross current in the input stage is kept very low, resulting in a low input bias current of  $0.7\mu A/1.5\mu A$  and high input impedance of  $4.8M\Omega \parallel 1pF/2.5M\Omega \parallel 1pF$ . The second stage drives the output transistors and reduces the output impedance and the feedthrough from output to input when driving RLC loads.

The input of the BUF600 and BUF601 looks like a high resistance in parallel with a 1pF capacitance. The input characteristics change very little with output loading and input voltage swing. The BUF600 and BUF601 have excellent input-to-output isolation and feature high tolerance to

variations in source impedances. A resistor between  $100\Omega$  and  $250\Omega$  in series with the buffer input lead will usually eliminate oscillation problems from inductive sources such as unterminated cables without sacrificing speed.

Another excellent feature is the output-to-input isolation over a wide frequency range. This characteristic is very important when the buffer drives different equipment over cables. Often the cable is not perfect or the termination is incorrect and reflections arise that act like a signal source at the output of the buffer.

Open-loop devices often sacrifice linearity and introduce frequency distortion when driving low load impedance. The BUF600 and BUF601, however, do not. Their design yields low distortion products. The harmonic distortion characteristics into loads greater than  $100\Omega$  (BUF601) and greater than  $200\Omega$  (BUF600) are shown in the Typical Performance Curves. The distortion can be improved even more by increasing the load resistance.

Differential gain (DG) and differential phase (DP) are among the important specifications for video applications. DG is defined as the percent change in gain over a specified change in output voltage level (0V to 0.7V.) DP is defined as the phase change in degrees over the same output voltage change. Both DG and DP are specified at the PAL subcarrier frequency of 4.43MHz. The errors for differential gain are lower than 0.5%, while those for differential phase are lower than  $0.04^\circ$ .

With its minimum 20mA long-term DC output current capability, 50mA pulse current, low output impedance over frequency, and stability to drive capacitive loads, the BUF601 can drive  $50\Omega$  and  $75\Omega$  systems or lines. The BUF600 with lower quiescent current and therefore higher output impedance is well-suited primarily to interstage buffering. This type of open-loop amplifier is a new and easy-to-use step to prevent an interaction between two points in complex high-speed analog circuitry.

The buffer outputs are not current-limited or protected. If the output is shorted to ground, high currents could arise when the input voltage is  $\pm 3.6\text{V}$ . Momentary shorts to ground (a few seconds) should be avoided but are unlikely to cause permanent damage.

### CIRCUIT LAYOUT

The high-frequency performance of the BUF600 and BUF601 can be greatly affected by the physical layout of the printed circuit board. The following tips are offered as suggestions, not as absolute musts. Oscillations, ringing, poor bandwidth and settling, and peaking are all typical problems that plague high-speed components when they are used incorrectly.

- Bypass power supplies very close to the device pins. Use tantalum chip capacitors (approximately  $2.2\mu\text{F}$ ); a parallel  $470\text{nF}$  ceramic chip capacitor may be added if desired. Surface-mount types are recommended due to their low lead inductance.
- PC board traces for power lines should be wide to reduce impedance or inductance.
- Make short and low inductance traces. The entire physical circuit should be as small as possible.
- Use a low-impedance ground plane on the component side to ensure that low-impedance ground is available throughout the layout.
- Do not extend the ground plane under high-impedance nodes sensitive to stray capacitances, such as the buffer's input terminals.

- Sockets are not recommended, because they add significant inductance and parasitic capacitance. If sockets must be used, consider using zero-profile solderless sockets.
- Use low-inductance and surface-mounted components. Using all surface-mount components will offer the best AC performance.
- A resistor ( $100\Omega$  to  $250\Omega$ ) in series with the input of the buffers may help to reduce peaking.
- Plug-in prototype boards and wire-wrap boards will not function well. A clean layout using RF techniques is essential—there are no shortcuts.




FIGURE 2. Test Circuit.




FIGURE 3. Test Circuit Layout.

## IMPEDANCE MATCHING

The BUF600 and BUF601 provide power gain and isolation between source and load when used as an active tap or impedance matching device as illustrated in Figure 4. In this example, there is no output matching path between the buffer and the 75Ω line. Such matching is not needed when the distant end of the cable is properly terminated, since there is no reflected signal when the buffer isolates the source. This technique allows the full output voltage of the buffer to be applied to the load.

## DRIVING CABLES

The most obvious way is to connect the cable directly to the output of the buffer. This results in a gain determined by the buffer output resistance and the characteristic impedance of the cable, assuming it is properly terminated.

Double termination of a cable is the cleanest way to drive it, since reflections are absorbed on both ends of the cable. The cable source resistor is equal to the characteristic impedance less the output resistance of the buffer amplifiers. The gain is -6dB excluding of the cable attenuation.




FIGURE 4. Impedance Converter.

## VIDEO DISTRIBUTION AMPLIFIER

In this broadcast quality circuit, the OPA623 provides a very high input impedance so that it may be used with a wide variety of signal sources including video DACs, CCD cameras, video switches or 75Ω cables. The OPA623 provides a voltage gain of 2.5V/V, while the potentiometer of 200Ω allows the overall gain to be adjusted to drive the standard signal levels into the back-terminated 75Ω cables. Back matching prevents multiple reflections in the event that the remote end of the cable is not properly terminated.




FIGURE 5. Driving Cables.




FIGURE 6. Video Distribution Amplifier.




FIGURE 7. Inside a Feedback Loop of a Voltage Feedback Amplifier (BUF601 and OPA660).




FIGURE 8. Output Buffer for an Inverting RF-Amplifier (Direct Feedback).




FIGURE 9. Input Amplifier with Baseband Video DC Restoration.




FIGURE 10. Test Circuit Frequency Response.




FIGURE 11. Test Circuit Pulse Response.




FIGURE 12. Test Circuit Differential Gain and Phase.

**PACKAGE DRAWINGS**

**Package Number 006 - 8-Pin Plastic, Single-Wide DIP**




FIGURE 1

DIM	INCHES		MILLIMETERS		N	E	DIM	INCHES		MILLIMETERS		N	E
	MIN.	MAX.	MIN.	MAX.				MIN.	MAX.	MIN.	MAX.		
A	--	.210	--	5.33	3		N	8		8		7	
A1	.015	--	0.38	--	3								
A2	.115	.195	2.92	4.95									
B	.014	.022	0.36	0.56									
B1	.045	.070	1.14	1.78									
C	.008	.015	0.20	0.38									
D	.348	.430	8.84	10.92	4								
D1	.005	--	0.13	--									
E	.300	.325	7.62	8.26	5								
E1	.240	.280	6.10	7.11	4								
e	.100 BASIC		2.54 BASIC										
eA	.300 BASIC		7.63 BASIC		5								
eB	--	.430	--	10.92	6								
L	.115	.160	2.92	4.06	3								


**NOTES:**

1. CONTROLLING DIMENSION: INCH. IN CASE OF CONFLICT BETWEEN THE ENGLISH AND METRIC DIMENSIONS, THE INCH DIMENSIONS CONTROL.
2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982.
3. DIMENSIONS A, A1, AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3
4. D AND E1 DIMENSIONS FOR PLASTIC PACKAGES DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.25mm).
5. E AND eA MEASURED WITH THE LEADS CONSTRAINED TO BE PERPENDICULAR TO PLANE T.

6. eB AND eC ARE MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED. eC MUST BE ZERO OR GREATER.
7. N IS THE MAXIMUM NUMBER OF TERMINAL POSITIONS.
8. CORNER LEADS (1, 4, 5, AND 8) MAY BE CONFIGURED AS SHOWN IN FIGURE 2.
9. FOR AUTOMATIC INSERTION, ANY RAISED IRREGULARITY ON THE TOP SURFACE (STEP, MESA, ETC.) SHALL BE SYMMETRICAL ABOUT THE LATERAL AND LONGITUDINAL PACKAGE CENTERLINES.

PACKAGE NUMBER: ZZ006      REV.: D  
JEDEC NUMBER: MS-001

**Package Number 182 - 8-Lead SO-8 Surface Mount**



DIM	INCHES		MILLIMETERS		N	E	DIM	INCHES		MILLIMETERS		N	E
	MIN.	MAX.	MIN.	MAX.				MIN.	MAX.	MIN.	MAX.		
A	.054	.068	1.37	1.73									
A1	.004	.009	0.10	0.23									
B	.014	.019	0.36	0.48									
C	.008	.0098	0.20	0.25									
D	.189	.196	4.80	4.98									
E	.150	.157	3.81	3.99									
e	.050 BASIC		1.27 BASIC										
H	.229	.244	5.82	6.20									
h	.010	.019	0.25	0.48									
L	.016	.050	0.41	1.27									
N	8		8										
α	0°	8°	0°	8°									

**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5-1982.
2. "D" AND "E" DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .15mm (.086 in.).
3. THE CHAMFER ON THE BODY IS OPTIONAL. IF IT IS NOT PRESENT, A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE CROSS-HATCHED AREA.

4. "L" IS THE LENGTH OF THE TERMINAL FOR SOLDERING TO A SUBSTRATE.
5. "N" IS THE NUMBER OF TERMINAL POSITIONS.
6. LEAD TO LEAD COPLANARITY SHALL BE LESS THAN .004 INCHES FROM SEATING PLANE.

PACKAGE NUMBER: ZZ182      REV.: F  
JEDEC NUMBER: MS-012