

ADS574

Microprocessor-Compatible Sampling CMOS ANALOG-to-DIGITAL CONVERTER

FEATURES

- COMPATIBLE WITH ADC574
- COMPLETE SAMPLING A/D WITH REFERENCE, CLOCK AND MICROPROCESSOR INTERFACE
- FAST ACQUISITION AND CONVERSION: 25 μ s max
- ELIMINATES EXTERNAL SAMPLE/HOLD IN MOST APPLICATIONS
- GUARANTEED AC AND DC PERFORMANCE
- SINGLE +5V SUPPLY OPERATION
- LOW POWER: 100mW max
- PACKAGE OPTIONS: 0.6" and 0.3" DIPs, SOIC


DESCRIPTION

The ADS574 is a 12-bit successive approximation analog-to-digital converter using an innovative capacitor array (CDAC) implemented in low-power CMOS technology. This is a drop-in replacement for ADC574 models in most applications, with internal sampling, much lower power consumption, and capability to operate from a single +5V supply.

The ADS574 is complete with internal clock, microprocessor interface, three-state outputs, and internal scaling resistors for input ranges of 0V to +10V, 0V to +20V, ± 5 V, or ± 10 V. The maximum throughput time for 12-bit conversions is 25 μ s over the full operating temperature range, including both acquisition and conversion.

Complete user control over the internal sampling function facilitates elimination of external sample/hold amplifiers in most existing designs.

The ADS574 is available in both commercial (0°C to +70°C) and military (-55°C to +125°C) ranges, and requires +5V, with -12V or -15V optional, depending on usage. No +15V supply is required. Available packages include 0.3" or 0.6" wide 28-pin plastic or hermetic ceramic DIPs, and 28-pin SOICs.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706
Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL

$T_A = T_{MIN}$ to T_{MAX} , $V_{DD} = +5V$, $V_{EE} = -15V$ to $+5V$, sampling frequency of 40kHz, $f_{IN} = 10kHz$; unless otherwise specified.

PARAMETER	ADS574JE/JH/JP/JU/AU/SF/SH/D			ADS574KE/KH/KP/KU/TF/TH			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
RESOLUTION			12			*	Bits
INPUTS							
ANALOG							
Voltage Ranges: Unipolar			0 to +10, 0 to +20				V
Bipolar			$\pm 5, \pm 10$				V
Impedance: 0 to +10V, $\pm 5V$	15	21		*	*		k Ω
$\pm 10V, 0V$ to +20V	60	84		*	*		k Ω
DIGITAL (CE, \overline{CS} , R/C, A_0 , 12/8)							
Voltages: Logic 1	+2.0		+5.5	*		*	V
Logic 0	-0.5		+0.8	*		*	V
Current	-5	0.1	+5	*	*	*	μA
Capacitance		5			*		pF
TRANSFER CHARACTERISTICS							
DC ACCURACY							
At +25°C							
Linearity Error			± 1			$\pm 1/2$	LSB
Unipolar Offset Error (adjustable to zero)			± 2			*	LSB
Bipolar Offset Error (adjustable to zero)			± 10			± 4	LSB
Full-Scale Calibration Error ⁽¹⁾ (adjustable to zero)			± 0.25			*	% of FS ⁽²⁾
No Missing Codes Resolution (Diff. Linearity)	12			12			Bits
T_{MIN} to T_{MAX} ⁽³⁾							
Linearity Error: A, J, K Grades			± 1			$\pm 1/2$	LSB
S, T Grades			± 1			$\pm 3/4$	LSB
Full-Scale Calibration Error: A, J, K Grades			± 0.47			± 0.37	% of FS
S, T Grades			± 0.75			± 0.5	% of FS
Unipolar Offset: A, J, K Grades			± 4			± 3	LSB
S, T Grades			± 4			± 3	LSB
Bipolar Offset: A, J, K Grades			± 12			± 5	LSB
S, T Grades			± 14			± 6	LSB
No Missing Codes Resolution	12			12			Bits
AC ACCURACY ⁽⁴⁾							
Spurious Free Dynamic Range	73	78		76	*		dB
Total Harmonic Distortion		-77	-72		*	-75	dB
Signal-to-Noise Ratio	69	72		71	*		dB
Signal-to-(Noise + Distortion) Ratio	68	71		70	*		dB
Intermodulation Distortion ($F_{IN1} = 10kHz$, $F_{IN2} = 11.5kHz$)		-75			*		dB
TEMPERATURE COEFFICIENTS ⁽⁵⁾							
Unipolar Offset		± 1			*		ppm/°C
Bipolar Offset		± 2			*		ppm/°C
Full-Scale Calibration		± 12			*		ppm/°C
POWER SUPPLY SENSITIVITY							
Change in Full-Scale Calibration ⁽⁶⁾ $+4.75V < V_{DD} < +5.25V$			$\pm 1/2$			*	LSB
CONVERSION TIME (Including Acquisition Time)							
$t_{AQ} + t_C$ at 25°C:							
8-Bit Cycle		16	18		*	*	μs
12-Bit Cycle		22	25		*	*	μs
12-Bit Cycle, T_{MIN} to T_{MAX}		22	25		*	*	μs
SAMPLING DYNAMICS							
Sampling Rate	40			*			kHz
Aperture Delay, t_{AP}							
With $V_{EE} = +5V$		20			*		ns
With $V_{EE} = 0V$ to -15V		4.0			*		μs
Aperture Uncertainty (Jitter)							
With $V_{EE} = +5V$		300			*		ps, rms
With $V_{EE} = 0V$ to -15V		30			*		ns, rms

SPECIFICATIONS (CONT)

ELECTRICAL


$T_A = T_{MIN}$ to T_{MAX} , $V_{DD} = +5V$, $V_{EE} = -15V$ to $+5V$, sampling frequency of 40kHz, $f_{IN} = 10kHz$; unless otherwise specified.

PARAMETER	ADS574JE/JH/JP/JU/AU/SF/SH/D			ADS574KE/KH/KP/KU/TF/TH			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
OUTPUTS							
DIGITAL (DB ₁₁ - DB ₀ , STATUS) Output Codes: Unipolar Bipolar Logic Levels: Logic 0 ($I_{SINK} = 1.6mA$) Logic 1 ($I_{SOURCE} = 500\mu A$) Leakage, Data Bits Only, High-Z State Capacitance	+2.4 -5	0.1 5	+5	Unipolar Straight Binary (USB) Bipolar Offset Binary (BOB) +0.4 * * *			V V μA pF
INTERNAL REFERENCE VOLTAGE Voltage Source Current Available for External Loads	+2.4 0.5	+2.5	+2.6	* *	* *	* *	V mA
POWER SUPPLY REQUIREMENTS Voltage: $V_{EE}^{(7)}$ V_{DD} Current: $I_{EE}^{(7)}$ ($V_{EE} = -15V$) I_{DD} Power Dissipation (T_{MIN} to T_{MAX}) ($V_{EE} = 0V$ to $+5V$)	-16.5 +4.5		V_{DD} +5.5 -1 +13 +20 100	* * * * * *		* * * * * *	V V mA mA mW
TEMPERATURE RANGE Specification: J, K Grades A Grade S, T Grades Operating: A, J, K Grades S, T Grades Storage	0 -40 -55 -40 -55 -65		+70 +85 +125 +85 +125 +150	* * * * * *		* * * * * *	$^{\circ}C$ $^{\circ}C$ $^{\circ}C$ $^{\circ}C$ $^{\circ}C$ $^{\circ}C$

*Same specification as ADS574JE/JH/JP/JU/SF/SH.

NOTES: (1) With fixed 50 Ω resistor from REF OUT to REF IN. This parameter is also adjustable to zero at +25 $^{\circ}C$. (2) FS in this specification table means Full Scale Range. That is, for a $\pm 10V$ input range, FS means 20V; for a 0 to +10V range, FS means 10V. (3) Maximum error at T_{MIN} and T_{MAX} . (4) Based on using $V_{EE} = +5V$, which starts a conversion immediately upon a convert command. Using $V_{EE} = 0V$ to $-15V$ makes the ADS574/ADS774 emulate standard ADC574 operation. In this mode, the internal sample/hold acquires the input signal after receiving the convert command, and does not assume that the input level has been stable before the convert command arrives. (5) Using internal reference. (6) This is worst case change in accuracy from accuracy with a +5V supply. (7) V_{EE} is optional, and is only used to set the mode for the internal sample/hold. When $V_{EE} = -15V$, $I_{EE} = -1mA$ typ; when $V_{EE} = 0V$, $I_{EE} = \pm 5\mu A$ typ; when $V_{EE} = +5V$, $I_{EE} = +167\mu A$ typ.

DICE INFORMATION



ADS574 DIE TOPOGRAPHY

PAD	FUNCTION	PAD	FUNCTION
1A, 1B	V_{DD}	15	Digital Common
2	12/ \bar{B}	16	DB0 (LSB)
3	\bar{CS}	17	DB1
4	A_0	18	DB2
5	R/ \bar{C}	19	DB3
6	CE	20	DB4
7	NC	21	DB5
8	2.5V Ref Out	22	DB6
9A, 9B	Analog Common	23	DB7
10	2.5 Ref In	24	DB8
11	V_{EE} (Mode Control)	25	DB9
12	Bipolar Offset	26	DB10
13	10V Range	27	DB11 (MSB)
14	20V Range	28	Status

Substrate Bias: $+V_{DD}$







NC: No Connection.

MECHANICAL INFORMATION


	MILS (0.001")	MILLIMETERS
Die Size	172 x 142 ± 5	4.37 x 3.61 ± 0.13
Die Thickness	20 ± 3	0.51 ± 0.08
Min. Pad Size	4 x 4	0.10 x 0.10
Metalization	Aluminum	

TYPICAL PERFORMANCE CURVES

$T_A = +25^\circ\text{C}$, $V_{DD} = V_{EE} = +5\text{V}$; Bipolar $\pm 10\text{V}$ Input Range; sampling frequency of 40kHz ; unless otherwise specified. All plots use 4096 point FFTs.



CONNECTION DIAGRAM



ABSOLUTE MAXIMUM RATINGS

V_{EE} to Digital Common	$+V_{DD}$ to $-16.5V$
V_{DD} to Digital Common	$0V$ to $+7V$
Analog Common to Digital Common	$\pm 1V$
Control Inputs (CE, \overline{CS} , A_O , $12/\overline{8}$, R/\overline{C}) to Digital Common	$-0.5V$ to $V_{DD} + 0.5V$
Analog Inputs (Ref In, Bipolar Offset, $10V_{IN}$) to Analog Common	$\pm 16.5V$
$20V_{IN}$ to Analog Common	$\pm 24V$
Ref Out	Indefinite Short to Common, Momentary Short to V_{DD}
Max Junction Temperature	$+165^\circ C$
Power Dissipation	1000mW
Lead Temperature (soldering, 10s)	$+300^\circ C$
Thermal Resistance, θ_{JA} : Ceramic DIPs	$50^\circ C/W$
Plastic DIPs	$100^\circ C/W$
SOIC	$100^\circ C/W$

PACKAGE INFORMATION⁽¹⁾

MODEL	PACKAGE	PACKAGE DRAWING NUMBER
ADS574JE	0.3" Plastic DIP	246
ADS574KE	0.3" Plastic DIP	246
ADS574JP	0.6" Plastic DIP	215
ADS574KP	0.6" Plastic DIP	215
ADS574JU	SOIC	217
ADS574KU	SOIC	217
ADS574SF	0.3" Ceramic DIP	247
ADS574TF	0.3" Ceramic DIP	247
ADS574SH	0.6" Ceramic DIP	149
ADS574TH	0.6" Ceramic DIP	149
ADS574JH	0.6" Ceramic DIP	149
ADS574KH	0.6" Ceramic DIP	149

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ORDERING INFORMATION

MODEL	PACKAGE	SINAD ⁽¹⁾	TEMPERATURE RANGE	LINEARITY ERROR
ADS574JE	0.3" Plastic DIP	68	$0^\circ C$ to $+70^\circ C$	$\pm 1LSB$
ADS574KE	0.3" Plastic DIP	70	$0^\circ C$ to $+70^\circ C$	$\pm 1/2LSB$
ADS574JP	0.6" Plastic DIP	68	$0^\circ C$ to $+70^\circ C$	$\pm 1LSB$
ADS574KP	0.6" Plastic DIP	70	$0^\circ C$ to $+70^\circ C$	$\pm 1/2LSB$
ADS574JU	SOIC	68	$0^\circ C$ to $+70^\circ C$	$\pm 1LSB$
ADS574KU	SOIC	70	$0^\circ C$ to $+70^\circ C$	$\pm 1/2LSB$
ADS574SF	0.3" Ceramic DIP	68	$-55^\circ C$ to $+125^\circ C$	$\pm 1LSB$
ADS574TF	0.3" Ceramic DIP	70	$-55^\circ C$ to $+125^\circ C$	$\pm 1/2LSB$
ADS574SH	0.6" Ceramic DIP	68	$-55^\circ C$ to $+125^\circ C$	$\pm 1LSB$
ADS574TH	0.6" Ceramic DIP	70	$-55^\circ C$ to $+125^\circ C$	$\pm 1/2LSB$
ADS574JH	0.6" Ceramic DIP	68	$0^\circ C$ to $+70^\circ C$	$\pm 1LSB$
ADS574KH	0.6" Ceramic DIP	70	$0^\circ C$ to $+70^\circ C$	$\pm 1/2LSB$

NOTE: (1) SINAD is Signal to (Noise and Distortion) expressed in dB.

THEORY OF OPERATION

In the ADS574, the advantages of advanced CMOS technology—high logic density, stable capacitors, precision analog switches—and Burr-Brown's state of the art laser trimming techniques are combined to produce a fast, low power analog-to-digital converter with internal sample/hold.

The charge-redistribution successive-approximation circuitry converts analog input voltages into digital words.

A simple example of a charge-redistribution A/D converter with only 3 bits is shown in Figure 1.




FIGURE 1. 3-Bit Charge Redistribution A/D.

INPUT SCALING

Precision laser-trimmed scaling resistors at the input divide standard input ranges (0V to +10V, 0V to +20V, $\pm 5V$ or $\pm 10V$) into levels compatible with the CMOS characteristics of the internal capacitor array.

SAMPLING

While sampling, the capacitor array switch for the MSB capacitor (S_1) is in position "S", so that the charge on the MSB capacitor is proportional to the voltage level of the analog input signal. The remaining array switches (S_2 and S_3) are set to position "G". Switch S_c is closed, setting the comparator input offset to zero.

CONVERSION

When a conversion command is received, switch S_1 is opened to trap a charge on the MSB capacitor proportional to the analog input level at the time of the sampling command, and switch S_c is opened to float the comparator input. The charge trapped in the capacitor array can now be moved between the three capacitors in the array by connecting switches S_1 , S_2 , and S_3 to positions "R" (to connect to the reference) or "G" (to connect to GND), thus changing the voltage generated at the comparator input.

During the first approximation, the MSB capacitor is connected through switch S_1 to the reference, while switches S_2 and S_3 are connected to GND. Depending on whether the comparator output is HIGH or LOW, the logic will then latch S_1 in position "R" or "G". Similarly, the second

approximation is made by connecting S_2 to the reference and S_3 to GND, and latching S_2 according to the output of the comparator. After three successive approximation steps have been made the voltage level at the comparator will be within $1/2LSB$ of GND, and a digital word which represents the analog input can be determined from the positions of S_1 , S_2 and S_3 .

OPERATION

BASIC OPERATION

Figure 2 shows the minimum circuit required to operate the ADS574 in a basic $\pm 10V$ range in the Control Mode (discussed in detail in a later section.) The falling edge of a Convert Command (a pulse taking pin 5 LOW for a minimum of 25ns) both switches the ADS574 input to the hold state and initiates the conversion. Pin 28 (STATUS) will output a HIGH during the conversion, and falls only after the conversion is completed and the data has been latched on the data output pins (pins 16 to 27.) Thus, the falling edge of STATUS on pin 28 can be used to read the data from the conversion. Also, during conversion, the STATUS signal puts the data output pins in a High-Z state and inhibits the input lines. This means that pulses on pin 5 are ignored, so that new conversions cannot be initiated during the conversion, either as a result of spurious signals or to short-cycle the ADS574.

The ADS574 will begin acquiring a new sample as soon as the conversion is completed, even before the STATUS output falls, and will track the input signal until the next conversion is started. The ADS574 is designed to complete a conversion and accurately acquire a new signal in $25\mu s$ max over the full operating temperature range, so that conversions can take place at a full 40kHz.

CONTROLLING THE ADS574

The Burr-Brown ADS574 can be easily interfaced to most microprocessor systems and other digital systems. The microprocessor may take full control of each conversion, or the converter may operate in a stand-alone mode, controlled only by the R/\bar{C} input. Full control consists of selecting an 8- or 12-bit conversion cycle, initiating the conversion, and reading the output data when ready—choosing either 12 bits all at once, or the 8 MSB bits followed by the 4 LSB bits in a left-justified format. The five control inputs ($12/\bar{8}$, \bar{CS} , A_0 , R/\bar{C} , and CE) are all TTL/CMOS-compatible. The functions of the control inputs are described in Table II. The control function truth table is shown in Table III.

STAND-ALONE OPERATION

For stand-alone operation, control of the converter is accomplished by a single control line connected to R/\bar{C} . In this mode \bar{CS} and A_0 are connected to digital common and CE and $12/\bar{8}$ are connected to +5V. The output data are presented as 12-bit words. The stand-alone mode is used in systems containing dedicated input ports which do not require full bus interface capability.




FIGURE 2. Basic $\pm 10V$ Operation.

Conversion is initiated by a HIGH-to-LOW transition of R/\bar{C} . The three-state data output buffers are enabled when R/\bar{C} is HIGH and STATUS is LOW. Thus, there are two possible modes of operation; data can be read with either a positive pulse on R/\bar{C} , or a negative pulse on STATUS. In either case the R/\bar{C} pulse must remain LOW for a minimum of 25ns.

Figure 3 illustrates timing with an R/\bar{C} pulse which goes LOW and returns HIGH during the conversion. In this case, the three-state outputs go to the high-impedance state in response to the falling edge of R/\bar{C} and are enabled for external access of the data after completion of the conversion.

Figure 4 illustrates the timing when a positive R/\bar{C} pulse is used. In this mode the output data from the previous conversion is enabled during the time R/\bar{C} is HIGH. A new conversion is started on the falling edge of R/\bar{C} , and the three-state outputs return to the high-impedance state until the next occurrence of a HIGH R/\bar{C} pulse. Timing specifications for stand-alone operation are listed in Table IV.

FULLY CONTROLLED OPERATION

Conversion Length

Conversion length (8-bit or 12-bit) is determined by the state of the A_0 input, which is latched upon receipt of a conversion start transition (described below). If A_0 is latched HIGH, the conversion continues for 8 bits. The full 12-bit conversion will occur if A_0 is LOW. If all 12 bits are read following an 8-bit conversion, the 4LSBs (DB0-DB3) will be LOW (logic 0). A_0 is latched because it is also involved in enabling the output buffers. No other control inputs are latched.

CONVERSION START

The converter initiates a conversion based on a transition occurring on any of three logic inputs (CE , \bar{CS} , and R/\bar{C}) as shown in Table III. Conversion is initiated by the last of the three to reach the required state and thus all three may be dynamically controlled. If necessary, all three may change state simultaneously, and the nominal delay time is the same regardless of which input actually starts the conversion. If it is desired that a particular input establish the actual start of conversion, the other two should be stable a minimum of 50ns prior to the transition of the critical input. Timing relationships for start of conversion timing are illustrated in Figure 5. The specifications for timing are contained in Table V.

The STATUS output indicates the current state of the converter by being in a high state only during conversion. During this time the three state output buffers remain in a high-impedance state, and therefore data cannot be read during conversion. During this period additional transitions of the three digital inputs which control conversion will be ignored, so that conversion cannot be prematurely terminated or restarted. However, if A_0 changes state after the beginning of conversion, any additional start conversion transition will latch the new state of A_0 , possibly resulting in an incorrect conversion length (8 bits vs 12 bits) for that conversion.

Binary (BIN) Output		Input Voltage Range and LSB Values			
Analog Input Voltage Range	Defined As:	±10V	+5V	0V to +10V	0V to +20V
One Least Significant Bit (LSB)	$\frac{FSR}{2^n}$ n = 8 n = 12	$\frac{20V}{2^n}$ 78.13mV 4.88mV	$\frac{10V}{2^n}$ 39.06mV 2.44mV	$\frac{10V}{2^n}$ 39.06mV 2.44mV	$\frac{20V}{2^n}$ 78.13mV 4.88mV
Output Transition Values FFE _H to FFF _H 7FFF _H to 800 _H 000 _H to 001 _H	+ Full-Scale Calibration Midscale Calibration (Bipolar Offset) Zero Calibration (- Full-Scale Calibration)	+10V - 3/2LSB 0 - 1/2LSB -10V + 1/2LSB	+5V - 3/2LSB 0 - 1/2LSB -5V + 1/2LSB	+10V - 3/2LSB +5V - 1/2LSB 0 to +1/2LSB	+10V - 3/2LSB ±10V - 1/2LSB 0 to +1/2LSB

TABLE I. Input Voltages, Transition Values, and LSB Values.

DESIGNATION	DEFINITION	FUNCTION
CE (Pin 6)	Chip Enable (active high)	Must be HIGH ("1") to either initiate a conversion or read output data. 0-1 edge may be used to initiate a conversion.
\overline{CS} (Pin 3)	Chip Select (active low)	Must be LOW ("0") to either initiate a conversion or read output data. 1-0 edge may be used to initiate a conversion.
R \overline{C} (Pin 5)	Read/Convert ("1" = read) ("0" = convert)	Must be LOW ("0") to initiate either 8- or 12-bit conversions. 1-0 edge may be used to initiate a conversion. Must be HIGH ("1") to read output data. 0-1 edge may be used to initiate a read operation.
A ₀ (Pin 4)	Byte Address Short Cycle	In the start-convert mode, A ₀ selects 8-bit (A ₀ = "1") or 12-bit (A ₀ = "0") conversion mode. When reading output data in two 8-bit bytes, A ₀ = "0" accesses 8 MSBs (high byte) and A ₀ = "1" accesses 4 LSBs and trailing "0s" (low byte).
12 $\overline{8}$ (Pin 2)	Data Mode Select ("1" = 12 bits) ("0" = 8 bits)	When reading output data, 12 $\overline{8}$ = "1" enables all 12 output bits simultaneously. 12 $\overline{8}$ = "0" will enable the MSBs or LSBs as determined by the A ₀ line.

TABLE II. Control Line Functions.

CE	\overline{CS}	R \overline{C}	12 $\overline{8}$	A ₀	OPERATION
0	X	X	X	X	None
X	1	X	X	X	None
↑	0	0	X	0	Initiate 12-bit conversion
↑	0	0	X	1	Initiate 8-bit conversion
1	↓	0	X	0	Initiate 12-bit conversion
1	↓	0	X	1	Initiate 8-bit conversion
1	0	↓	X	0	Initiate 12-bit conversion
1	0	↓	X	1	Initiate 8-bit conversion
1	0	1	1	X	Enable 12-bit output
1	0	1	0	0	Enable 8 MSBs only
1	0	1	0	1	Enable 4 LSBs plus 4 trailing zeroes

TABLE III. Control Input Truth Table.

READING OUTPUT DATA

After conversion is initiated, the output data buffers remain in a high-impedance state until the following four logic conditions are simultaneously met: R \overline{C} HIGH, STATUS LOW, CE HIGH, and \overline{CS} LOW. Upon satisfaction of these conditions the data lines are enabled according to the state of inputs 12 $\overline{8}$ and A₀. See Figure 6 and Table V for timing relationships and specifications.

In most applications the 12 $\overline{8}$ input will be hard-wired in either the high or low condition, although it is fully TTL and CMOS-compatible and may be actively driven if desired. When 12 $\overline{8}$ is HIGH, all 12 output lines (DB0-DB11) are enabled simultaneously for full data word transfer to a 12-bit or 16-bit bus. In this situation the A₀ state is ignored when reading the data.

When 12 $\overline{8}$ is LOW, the data is presented in the form of two 8-bit bytes, with selection of the byte of interest accomplished by the state of A₀ during the read cycle. When A₀ is LOW, the byte addressed contains the 8MSBs. When A₀ is HIGH, the byte addressed contains the 4LSBs from the conversion followed by four logic zeros which have been forced by the control logic. The left-justified formats of the two 8-bit bytes are shown in Figure 7. Connection of the ADS574 to an 8-bit bus for transfer of the data is illustrated in Figure 8. The design of the ADS574 guarantees that the A₀ input may be toggled at any time with no damage to the converter; the outputs which are tied together in Figure 8 cannot be enabled at the same time. The A₀ input is usually driven by the least significant bit of the address bus, allowing storage of the output data word in two consecutive memory locations.




FIGURE 3. R/C Pulse Low—Outputs Enabled After Conversion.




FIGURE 4. R/C Pulse High — Outputs Enabled Only While R/C Is High.

S/H CONTROL MODE AND ADC574 EMULATION MODE

The basic difference between these two modes is the assumptions about the state of the input signal both before and during the conversion. The differences are shown in Figure 9 and Table VI. In the Control Mode it is assumed that during the required 4 μ s acquisition time the signal is not slewing faster than the slew rate of the ADS574. No assumption is made about the input level after the convert command arrives, since the input signal is sampled and conversion begins immediately after the convert command.

This means that a convert command can also be used to switch an input multiplexer or change gains on a programmable gain amplifier, allowing the input signal to settle before the next acquisition at the end of the conversion. Because aperture jitter is minimized by the internal sample/hold circuit, a high input frequency can be converted without an external sample/hold.

In the Emulation Mode, no assumption is made about the input signal prior to the convert command. A delay time is introduced between the convert command and the start of conversion to allow the ADS574 enough time to acquire the input signal before converting. The delay increases the effective aperture time from 0.02 μ s to 4 μ s, but allows the ADS574 to replace the ADC574 in any circuit. Any slewing of the analog input prior to the convert command in existing

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
t_{HRL}	Low R/C Pulse Width	25			ns
t_{DS}	STS Delay from R/C			200	ns
t_{HDR}	Data Valid After R/C Low	25			ns
t_{HRH}	High R/C Pulse Width	100			ns
t_{DDR}	Data Access Time			150	ns

TABLE IV. Stand-Alone Mode Timing. ($T_A = T_{MIN}$ to T_{MAX}).

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
Convert Mode					
t_{DSC}	STS delay from CE		60	200	ns
t_{HEC}	CE Pulse width	50	30		ns
t_{SSC}	CS to CE setup	50	20		ns
t_{HSC}	CS low during CE high	50	20		ns
t_{SRC}	R/C to CE setup	50	0		ns
t_{HRC}	R/C low during CE high	50	20		ns
t_{SAC}	A_O to CE setup	0			ns
t_{HAC}	A_O valid during CE high	50	20		ns
Read Mode					
t_{DD}	Access time from CE		75	150	ns
t_{HD}	Data valid after CE low	25	35		ns
t_{HL}	Output float delay		100	150	ns
t_{SSR}	CS to CE setup	50	0		ns
t_{SRR}	R/C to CE setup	0			ns
t_{SAR}	A_O to CE setup	50	25		ns
t_{HSR}	CS valid after CE low	0			ns
t_{HRR}	R/C high after CE low	0			ns
t_{HAR}	A_O valid after CE low	50			ns
t_{HS}	STC delay after data valid	300	400	1000	ns

TABLE V. Timing Specifications, Fully Controlled Operation. ($T_A = T_{MIN}$ to T_{MAX}).




FIGURE 5. Conversion Cycle Timing.




FIGURE 6. Read Cycle Timing.

	Word 1								Word 2							
Processor	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Converter	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	0	0	0	0

FIGURE 7. 12-Bit Data Format for 8-Bit Systems.




FIGURE 8. Connection to an 8-Bit Bus.

systems (due to multiplexers, sample/holds, etc. in front of the converter) does not affect the accuracy of the ADS574 conversion in the Emulation Mode.

In both modes, as soon as the conversion is completed the internal sample/hold circuit immediately begins slewing to track the input signal.

Basically, the Control Mode is provided to allow full use of the internal sample/hold, eliminating the need for an external sample/hold in most applications. As compared with systems using separate sample/hold and A/D, the ADS574 in the Control Mode also eliminates the need for one of the control signals, usually the convert command. The command that puts the internal sample/hold in the hold state also initiates a conversion, reducing timing constraints in many systems.

The Emulation Mode allows the ADS574 to be dropped into almost all existing ADC574 sockets without changes to any other existing system hardware or software. The input to the ADS574 in the Emulation Mode does not need to be stable before a convert command is received, so that multiplexers, programmable gain amplifiers, etc., can be slewing quickly any time before a convert command is given as long as the analog input to the ADS574 is stable after the convert command is received, as it needs to be in existing ADC574 systems for accurate operation. In fact, even in the Emula-

tion Mode, system throughput can be speeded up, since the input to the ADS574 can start slewing before the end of a conversion (after the acquisition time), which is not possible with existing ADC574s.

INSTALLATION

LAYOUT PRECAUTIONS

Analog (pin 9) and digital (pin 15) commons are not connected together internally in the ADS574, but should be connected together as close to the unit as possible and to an analog common ground plane beneath the converter on the component side of the board. In addition, a wide conductor pattern should run directly from pin 9 to the analog supply common, and a separate wide conductor pattern from pin 15 to the digital supply common.

If the single-point system common cannot be established directly at the converter, pin 9 and pin 15 should still be connected together at the converter. A single wide conductor pattern then connects these two pins to the system common. In either case, the common return of the analog input signal should be referenced to pin 9 of the ADC. This prevents any voltage drops that might occur in the power supply common returns from appearing in series with the input signal.

SYMBOL	PARAMETER	S/H CONTROL MODE (Pin 11 Connected to +5V)			ADC574 EMULATION MODE (Pin 11 Connected to 0V to -15V)			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
$t_{AO} + t_C$	Throughput Time:							
	12-bit Conversions		22	25		22	25	μs
	8-bit Conversions		16	18		16	18	μs
t_C	Conversion Time:							
	12-bit Conversions		18			18		μs
	8-bit Conversions		12			12	μs	
t_{AQ}	Acquisition Time		4			4	μs	
t_{AP}	Aperture Delay		20			4000	ns	
t_J	Aperture Uncertainty		0.3			30	ns	

TABLE VI. Conversion Timing, T_{MIN} to T_{MAX} *




FIGURE 9. Signal Acquisition and Conversion Timing.




FIGURE 10. Unipolar Configuration.




FIGURE 11. Bipolar Configuration.

If the 10V analog input range is used (either bipolar or unipolar), the 20V range input (pin 14) should be shielded with ground plane to reduce noise pickup.

Coupling between analog input and digital lines should be minimized by careful layout. For instance, if the lines must cross, they should do so at right angles. Parallel analog and digital lines should be separated from each other by a pattern connected to common.

If external full scale and offset potentiometers are used, the potentiometers and associated resistors should be as close as possible to the ADS574.

POWER SUPPLY DECOUPLING

On the ADS574, +5V (to Pin 1) is the only power supply required for correct operation. Pin 7 is not connected internally, so there is no problem in existing ADC574 sockets where this is connected to +15V. Pin 11 (V_{EE}) is only used as a logic input to select modes of control over the sampling function as described above. When used in an existing ADC574 socket, the -15V on pin 11 selects the ADC574 Emulation Mode. Since pin 11 is used as a logic input, it is immune to typical supply variations.

The +5V supply should be bypassed with a 10 μ F tantalum capacitor located close to the converter to promote noise-free operations, as shown in Figure 2. Noise on the power supply lines can degrade the converter's performance. Noise and spikes from a switching power supply are especially troublesome.

RANGE CONNECTIONS

The ADS574 offers four standard input ranges: 0V to +10V, 0V to +20V, ± 5 V, or ± 10 V. Figures 10 and 11 show the necessary connections for each of these ranges, along with the optional gain and offset trim circuits. If a 10V input range is required, the analog input signal should be connected to pin 13 of the converter. A signal requiring a 20V range is connected to pin 14. In either case the other pin of the two is left unconnected. Pin 12 (Bipolar Offset) is connected either to Pin 9 (Analog Common) for unipolar operation, or to Pin 8 (2.5V Ref Out), or the external reference, for bipolar operation. Full-scale and offset adjustments are described below.

The input impedance of the ADS574 is typically 84k Ω in the 20V ranges and 21k Ω in the 10V ranges. This is significantly higher than that of traditional ADC574 architectures, reducing the load on the input source in most applications.

INPUT STRUCTURE

Figure 12 shows the resistor divider input structure of the ADS574. Since the input is driving a capacitor in the CDAC during acquisition, the input is looking into a high imped-




FIGURE 12. ADS574 Input Structure.

ance node as compared with traditional ADC574 architectures, where the resistor divider network looks into a comparator input node at virtual ground.

To understand how this circuit works, it is necessary to know that the input range on the internal sampling capacitor is from 0V to +3.33V, and the analog input to the ADS574 must be converted to this range. Unipolar 20V range can be used as an example of how the divider network functions. In 20V operation, the analog input goes into pin 14. Pin 13 is left unconnected and pin 12 is connected to analog common pin 9. From Figure 12, it is clear that the input to the capacitor array will be the analog input voltage on pin 14 divided by the resistor network ($68k\Omega + 68k\Omega \parallel 17k\Omega$). A 20V input at pin 14 is divided to 3.33V at the capacitor array, while a 0V input at pin 14 gives 0V at the capacitor array.

The main effect of the 10k Ω internal resistor on pin 12 is to provide offset adjust response the same as that of traditional ADC574 architectures without needing to change the external trimpot values.

SINGLE SUPPLY OPERATION

The ADS574 is designed to operate from a single +5V supply, and handle all of the unipolar and bipolar input ranges, in either the Control Mode or the Emulation Mode as described above. Pin 7 is not connected internally. This is where +12V or +15V is supplied on traditional ADC574s. Pin 11, the -12V or -15V supply input on traditional ADC574s, is used only as a logic input on the ADS574. There is a resistor divider internally on pin 11 to reduce that input to a correct logic level within the ADS574, and this resistor will add 10mW to 15mW to the power consumption of the ADS574 when -15V is supplied to pin 11. To minimize power consumption in a system, pin 11 can be simply grounded (for Emulation Mode) or tied to +5V (for Control Mode.)

There are no other modifications required for the ADS574 to function with a single +5V supply.

CALIBRATION

OPTIONAL EXTERNAL FULL-SCALE AND OFFSET ADJUSTMENTS

Offset and full-scale errors may be trimmed to zero using external offset and full-scale trim potentiometers connected to the ADS574 as shown in Figures 10 and 11 for unipolar and bipolar operation.

CALIBRATION PROCEDURE—UNIPOLAR RANGES

If external adjustments of full-scale and offset are not required, replace R_2 in Figure 10 with a 50 Ω , 1% metal film resistor, omitting the other adjustment components. Connect pin 12 to pin 9.

If adjustment is required, connect the converter as shown in Figure 10. Sweep the input through the end-point transition voltage ($0V + 1/2LSB$; +1.22mV for the 10V range, +2.44mV for the 20V range) that causes the output code to be DB0 ON (HIGH). Adjust potentiometer R_1 until DB0 is alternately toggling ON and OFF with all other bits OFF. Then adjust full scale by applying an input voltage of nominal full-scale minus 3/2LSB, the value which should cause all bits to be ON. This value is +9.9963V for the 10V range and +19.9927V for the 20V range. Adjust potentiometer R_2 until bits DB1-DB11 are ON and DB0 is toggling ON and OFF.

CALIBRATION PROCEDURE—BIPOLAR RANGES


If external adjustments of full-scale and bipolar offset are not required, replace the potentiometers in Figure 11 by 50 Ω , 1% metal film resistors.

If adjustments are required, connect the converter as shown in Figure 11. The calibration procedure is similar to that described above for unipolar operation, except that the offset adjustment is performed with an input voltage which is 1/2LSB above the minus full-scale value (-4.9988V for the $\pm 5V$ range, -9.9976V for the $\pm 10V$ range). Adjust R_1 for DB0 to toggle ON and OFF with all other bits OFF. To adjust full-scale, apply a DC input signal which is 3/2LSB below the nominal plus full-scale value (+4.9963V for $\pm 5V$ range, +9.9927V for $\pm 10V$ range) and adjust R_2 for DB0 to toggle ON and OFF with all other bits ON.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

PACKAGE DRAWINGS

Package Number 246 — 28-Pin Plastic Single Wide DIP




DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A ⁽³⁾	—	.210	—	5.33
A1 ⁽³⁾	.015	—	0.38	—
A2	.115	.195	2.92	4.95
B	.014	.022	0.36	0.56
B1	.045	.070	1.14	1.78
C	.008	.015	0.20	0.38
D ⁽⁴⁾	1.320	1.380	33.53	35.05
D1	.005	—	0.13	—
E ⁽⁵⁾	.300	.325	7.62	8.26
E1 ⁽⁴⁾	.270	.295	6.86	7.49
e	.100 BASIC	—	2.54 BASIC	—
eA ⁽⁶⁾	.300 BASIC	—	7.62 BASIC	—
eB ⁽⁶⁾	—	.430	—	10.92
L ⁽⁷⁾	.115	.160	2.92	4.06
N ⁽⁷⁾	28	—	28	—

NOTES: (1) Controlling dimension: Inch. In case of conflict between the English and metric dimensions, the inch dimensions control.

(2) Dimensioning and tolerancing per ANSI Y14.5M-1982.
 (3) Dimensions A, A1, and L are measured with the package seated in JEDEC seating plane gauge GS-3.
 (4) D and E1 dimensions for plastic packages do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010 inch (0.25mm).
 (5) E and E1 measured with the leads constrained to be perpendicular to plane T.
 (6) eA and eB are measured at the lead tips with the leads unconstrained. eC must be zero or greater.
 (7) N is the maximum number of terminal positions.
 (8) For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package center-lines.


Package Number 247 — 0.3" Wide 28-Pin Hermetic DIP



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.388	1.412	35.26	35.86
B	.300	.320	7.62	8.13
C	—	.160	—	4.06
D	.016	.020	0.41	0.51
F	.050 BASIC	—	1.27 BASIC	—
G	.095	.105	2.41	2.67
J	.009	.012	0.23	0.30
K	.125	.180	3.18	4.57
L	.290	.310	7.37	7.87
N	.040	.060	1.02	1.52

NOTE: Leads in true position within 0.01" (0.25mm) R at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package.

Package Number 149 — 0.6" Wide 28-Pin Hermetic DIP




DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.386	1.414	35.20	35.92
C	.115	.175	2.92	4.45
D	.015	.021	0.38	0.53
F	.035	.060	0.89	1.52
G	.100 BASIC	—	2.54 BASIC	—
H	.036	.064	0.91	1.63
J	.008	.012	0.20	0.30
K	.120	.240	3.05	6.10
L	.600 BASIC	—	15.24 BASIC	—
M	—	10°	—	10°
N	.025	.060	0.64	1.52

NOTE: Leads in true position within 0.01" (0.25mm) R at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package.


PACKAGE DRAWINGS

Package Number 215 — 28-Pin Plastic, Double-Wide DIP



NOTES:
 (1) Controlling dimension: INCH. In case of conflict between the English and metric dimensions, the inch dimensions control.
 (2) Dimensioning and tolerancing per ANSI Y14.5M-1982.
 (3) Dimensions A, A₁ and L are measured with package seated in JEDEC Seating Plane Gauge GS-3.
 (4) D and E₁ dimensions for plastic packages do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010 inch (0.25mm).
 (5) E and e_A measured with the leads constrained to be perpendicular to plane T.
 (6) e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
 (7) N is the maximum number of terminal positions.
 (8) Corner leads (1, 14, 15, and 28) may be configured as shown in Figure 2.
 (9) For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package center-lines.

Package Number 217 — 28-Pin Plastic SOIC



NOTES:
 1. Dimensioning and tolerancing per ANSI Y14.5M-1982.
 2. "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm (.086 in).
 3. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
 4. "L" is the length of terminal for soldering to a substrate.
 5. "N" is the number of terminal positions.
 6. Lead to lead coplanarity shall be less than .004 inches from the seating plane.